Scribd
Upload
27 views

8086 Pin Configuration

The document describes the pin configurations of the 8086 microprocessor. It lists the various pins including the address pins AD0-AD15, status pins S2, S1, S0, control pins like RD', READY, INTR, and mode pins like MN/MX'. It explains that some address pins are multiplexed with status signals and the functions of pins like HE'/S7, INTA, LOCK', TEST', CLK, RESET and power supply pins Vcc and GND. It also mentions status pins QS1,QS0 and control signal pins like M/IO', DEN, HOLD/HOLDA and ALE.

Uploaded by

Alfa qamar
Copyright
© © All Rights Reserved
Available Formats
Download as PPTX, PDF, TXT or read online on Scribd
27 views

8086 Pin Configuration

The document describes the pin configurations of the 8086 microprocessor. It lists the various pins including the address pins AD0-AD15, status pins S2, S1, S0, control pins like RD', READY, INTR, and mode pins like MN/MX'. It explains that some address pins are multiplexed with status signals and the functions of pins like HE'/S7, INTA, LOCK', TEST', CLK, RESET and power supply pins Vcc and GND. It also mentions status pins QS1,QS0 and control signal pins like M/IO', DEN, HOLD/HOLDA and ALE.

Uploaded by

Alfa qamar
Copyright
© © All Rights Reserved
Available Formats
Download as PPTX, PDF, TXT or read online on Scribd
You are on page 1/ 10

8086 PIN

CONFIGURATIO
N
LEARNING MICROPROCESSOR AND MICROCONTROLLER

BY ANUSHREE CHOWDHURY
8086 PIN
DIAGRAM
BY ANUSHREE CHOWDHURY
• AD0-AD15: Address/Data bus. These
are low order address bus.
• A16-A19: High order address bus.
These are multiplexed with status
signals.
• S2, S1, S0: Status pins. These
pins are active during T4, T1 and
T2 states and is returned to
passive state (1,1,1 during T3 or
Tw (when ready is inactive).
BY ANUSHREE CHOWDHURY
• A16/S3, A17/S4, A18/S5, A19/S6 : The
specified address lines are multiplexed with
corresponding status signals.

• HE’/S7: Bus High Enable/Status. During T1 it


is low. It is used to enable data onto the most
significant half of data bus, D8-D15. 8-bit
device connected to upper half of the data bus
use BHE (Active Low) signal.

BY ANUSHREE CHOWDHURY
• RD’: This is used for read operation. It is an output signal. It
is active when low.
• READY : This is the acknowledgement from the memory or
slow device that they have completed the data transfer. The
signal made available by the devices is synchronized by the
8284A clock generator to provide ready input to the
microprocessor. The signal is active high(1).
• INTR : Interrupt Request. This is triggered input. This is
sampled during the last clock cycles of each instruction for
determining the availability of the request.

BY ANUSHREE CHOWDHURY
• NMI : Non maskable interrupt. This is an edge
triggered input which results in a type II interrupt.
• INTA : Interrupt acknowledge. It is active low(0) during
T2, T3 and Tw of each interrupt acknowledge cycle.
• MN/MX’ : Minimum/Maximum. This pin signal indicates
what mode the processor will operate in.
• RQ’/GT1′, RQ’/GT0′ : Request/Grant. These pins are
used by local bus masters used to force the
microprocessor to release the local bus at the end of
the microprocessor’s current bus cycle.
• LOCK’ : Its an active low pin.The LOCK signal will be
active until the completion of the next instruction.

BY ANUSHREE CHOWDHURY
TEST’ : This examined by a ‘WAIT’ instruction. If the TEST
pin goes low(0), execution will continue, else the
processor remains in an idle state. The input is internally
synchronized during each of the clock cycle on leading
edge of the clock.
CLK : Clock Input. The clock input provides the basic
timing for processing operation and bus control activity. Its
an asymmetric square wave with a 33% duty cycle.
RESET : This pin requires the microprocessor to terminate
its present activity immediately. The signal must be active
high(1) for at least four clock cycles.
Vcc : Power Supply( +5V D.C.)
GND : Ground
BY ANUSHREE CHOWDHURY
QS1,QS0 : Queue Status. These
signals indicate the status of the
internal 8086 .

M/IO’: This signal is used to


distinguish between memory and
I/O operations. The M Signal is
Active high whereas the IO’ Signal
is Active Low. When this Pin is
High, the memory operations takes
place.
BY ANUSHREE CHOWDHURY
=DT/R : Data Transmit/Receive.
DEN: Data enable. This pin is
provided as an output enable for the
8286/8287 in a minimum system
which uses transceiver.
HOLD/HOLDA: HOLD indicates that
another master has been requesting
a local bus .
ALE : Address Latch Enable.

BY ANUSHREE CHOWDHURY
THANK
YOU

 ANUSHREE CHOWDHURY

 BWU/BNC/22/153

 DEPARTMENT OF CYBER SCIENCE AND


TECHNOLOGY
BY ANUSHREE CHOWDHURY

You might also like