MICROCONTROLLERS

8051

M.M.Arun Prasath., AP/ECE 1

April 2, 2024
 INTRODUCTION
 A smaller computer
 On-chip RAM, ROM, I/O ports...
 Example ： Intel’s 8051, Motorola’s 6811, Zilog’s Z8 and PIC 16X

CPU RAM ROM

A single chip
Serial
I/O Timer COM
Port
Port

Microcontroller
M.M.Arun Prasath., AP/ECE April 2, 2024 2
PIN DIAGRAM

8051

M.M.Arun Prasath., AP/ECE 3

April 2, 2024
Pin Description of the 8051

P1.0 1 40 Vcc
P1.1 2 39 P0.0(AD0)
P1.2 3 38 P0.1(AD1)
P1.3 4 8051 37 P0.2(AD2)
P1.4 5 36 P0.3(AD3)
P1.5 6 (8031) 35 P0.4(AD4)
P1.6 7 34 P0.5(AD5)
P1.7 8 33 P0.6(AD6)
RST 9 32 P0.7(AD7)
(RXD)P3.0 10 31 EA/VPP
(TXD)P3.1 11 30 ALE/PROG
(INT0)P3.2 12 29 PSEN
(INT1)P3.3 13 28 P2.7(A15)
(T0)P3.4 14 27 P2.6(A14)
(T1)P3.5 15 26 P2.5(A13)
(WR)P3.6 16 25 P2.4(A12)
(RD)P3.7 17 24 P2.3(A11)
XTAL2 18 23 P2.2(A10)
XTAL1 19 22 P2.1(A9)
GND 20 21 P2.0(A8)

M.M.Arun Prasath., AP/ECE April 2, 2024 4

 Pins of 8051
 VCC （ pin 40 ）： VCC provides supply voltage to the chip.
[+5V]
 GND （ pin 20 ）： ground
 C2
XTAL1 and XTAL2 （ pins 19,18 ）：
XTAL
› These 2 pins provide external 30p 2
clock frequency for the operation. F
C1
XTAL
30p 1
F
GN
D

 RST （ pin 9 ）： reset

› It is a power-on reset.
 Upon applying a high pulse to RST, the microcontroller will
reset and all values in registers will be lost
M.M.Arun Prasath., AP/ECE April 2, 2024 5
 Pins of 8051
 EA¯ （ pin 31 ）： external access
› When the pin is high program fetches to address 0000H-0FFFH
directed to internal ROM and program fetches to address 1000H-
FFFFH are directed to external ROM/EPROM.
› When the pin is low all addresses (0000H - FFFFH) fetched by
program are directed to the external ROM/PROM.
 PSEN¯ （ pin 29 ）： program store enable
It is the active low output control signal used to activate the
enable signal of the external ROM/PROM.
 ALE （ pin 30 ）： address latch enable
› AD0-AD7 are multiplexed. To demultiplex these lines and for
obtaining lower half of an address, an external latch and ALE signal
of 8051 is used.

M.M.Arun Prasath., AP/ECE April 2, 2024 6

 Pins of 8051
 I/O port pins
› The four ports P0, P1, P2, and P3.
› Each port uses 8 pins.
› All I/O pins are bi-directional.
› Port 0 (pins 32-39) used as a multiplexed address/data bus.
› Port 1 (pins 1-8) used only as I/O pins.
› Port 2 (pins 21-28) used to access external memory when the
address is 16bit wide otherwise port2 is used as an I/O port.
› Port 3 (pins 10-17) multifunctional port pins. It can be
programmed to use as I/O or as one of the alternate function. It
includes 2 external interrupts, 2 counter inputs, 2 special data
lines and 2 timing control.

M.M.Arun Prasath., AP/ECE April 2, 2024 7

ARCHITECTURE
8051

M.M.Arun Prasath., AP/ECE 8

April 2, 2024
A
R
C
H B
I L
T O
E C
C K
T
U
R
E
D
I
A
8 G
0 R
5 A
1 M

M.M.Arun Prasath., AP/ECE April 2, 2024 9

 Architecture of 8051 Microcontroller
 Accumulator: 8-bit register. Arithmetic operations.

 B Register: 8-bit register. General purpose register.

 Program Status Word: Set of flags contains the status information. It is one of the SFR.

 Stack Pointer: 8-bit register.

 Data Pointer: 16-bit register contains a high byte (DPH) and low byte (DPL). It has been

allotted two addresses in the SFR bank for its two bytes DPH and DPL.

 Port 0 to 3 Latches and Drivers: These 4 latches and driver pairs are allotted to each of the 4

on-chip I/O ports. These latches have been allotted addresses in the SFR bank. Using the

allotted address the user can communicate with these ports (P 0,P1,P2,P3)

 Serial Data Buffer: It contains 2 independent register one of them is transmit buffer, which is a

parallel-in-serial-out register. The other is a receive buffer, which is a serial-in-parallel-out

register. It is one of the SFR.

 Timer Registers: Two 16-bit registers. TL0, TH0 represent the lower and higher byte of timer

register 0, similarly TL1, TH1 represent the lower and higher byte of timer register 1.
M.M.Arun Prasath., AP/ECE April 2, 2024 10
 Control Registers: It contains control and status information for interrupts

 Timing and Control Unit: It derives all the necessary timing at control signals register for

internal operation of the circuit.

 Oscillator: It generates the basic timing clock signal for the operation of the circuit using crystal

oscillator.

 Instruction Register: This register decodes the opcode of an instruction to be executed and

gives information to the timing and control unit to generate necessary signals on the execution

of instruction.

 EPROM and Program Address Register: It provides an on chip EPROM and a mechanism to

internally address it.

 RAM and RAM Address Register: It provide internal 128 bytes of RAM and a mechanism to

address it internally.

 ALU: It performs 8-bit arithmetic, logical operations over the operands held by temporary

register TMP1 and TMP2. users can’t access these temp. register.

 SFR Register Bank: Special Function register range 80H to FFH.

M.M.Arun Prasath., AP/ECE April 2, 2024 11
ADDRESSING MODES
OF 8051

M.M.Arun Prasath., AP/ECE 12

April 2, 2024
 ADDRESSING MODES OF 8051
 The 8051 provides a total of five distinct addressing
modes.

1. Immediate Addressing mode

2. Register Addressing mode
3. Direct Addressing mode
4. Register Indirect Addressing mode
5. Indexed Addressing mode
6. Register Specific Addressing mode
M.M.Arun Prasath., AP/ECE April 2, 2024 13
1) Immediate Addressing Mode
 The operand comes immediately after the op-code.
 The immediate data must be preceded by the pound sign, "#".
 Ex: MOV A, #25H ; load 25H into A
MOV DPTR, #3481H ; DPTR=3481H

2) Register Addressing Mode

 Register addressing mode involves the use of registers to hold the data to be
manipulated
 Ex: MOV A,R0 ; copy the contents of R0 into A
ADD A,R5 ; add the contents of R5 to contents of A

M.M.Arun Prasath., AP/ECE April 2, 2024 14

3) Direct Addressing Mode
 It is most often used to access RAM locations 30 - 7FH.
 In the direct addressing mode, the data is in a RAM memory location whose

address is known, and this address is given as a part of the instruction

 Ex: MOV 56H,A; save content of A in RAM location 56H

MOV R4,34H ; move contents of RAM location 34H to R4

4) Register Indirect Addressing Mode

 A register is used as a pointer to the data.
 If the data is inside the CPU, only registers R0 and R1 are used for this.
 When RO and R1 are used as pointers they must be preceded by the @ sign.
 Ex: MOV A,@R0 ;move the contents of RAM location whose address
is held by R0 into A
MOV @R1,B ;move content of B in to RAM location whose address
is held by R1

M.M.Arun Prasath., AP/ECE April 2, 2024 15

5) Indexed Addressing Mode
 Indexed addressing mode is widely used in accessing data elements of look-
up table entries located in the program ROM space of the 8051.
 The instruction used for this purpose is : MOVC A, @ A+DPTR
 The 16-bit register DPTR and register A are used to form the address of the
data element stored in on-chip ROM.
 The instruction MOVC is used instead of MOV. "C" means code.

6) Register Specific Addressing Mode

 Instructions are specific to the registers such as accumulator or DPTR
 Ex: SWAP A ; Swap nibbles within the Accumulator
RAL ; Rotate Accumulator Left
RAR ; Rotate Accumulator Right

M.M.Arun Prasath., AP/ECE April 2, 2024 16

 8051
INSTRUCTION SET

M.M.Arun Prasath., AP/ECE 17

April 2, 2024
DATA TRANSFER INSTRUCTIONS

M.M.Arun Prasath., AP/ECE April 2, 2024 18

DATA TRANSFER INSTRUCTIONS

M.M.Arun Prasath., AP/ECE April 2, 2024 19

DATA TRANSFER INSTRUCTIONS

M.M.Arun Prasath., AP/ECE April 2, 2024 20

M.M.Arun Prasath., AP/ECE April 2, 2024 21
ARITHMETIC OPERATORS

M.M.Arun Prasath., AP/ECE April 2, 2024 22

M.M.Arun Prasath., AP/ECE April 2, 2024 23
M.M.Arun Prasath., AP/ECE April 2, 2024 24
LOGICAL OPERATIONS

M.M.Arun Prasath., AP/ECE April 2, 2024 25

JUMP & BRANCH INSTRUCTIONS

M.M.Arun Prasath., AP/ECE April 2, 2024 26

M.M.Arun Prasath., AP/ECE April 2, 2024 27
 8051
TIMER/COUNTER

M.M.Arun Prasath., AP/ECE 28

April 2, 2024
M.M.Arun Prasath., AP/ECE April 2, 2024 29
M.M.Arun Prasath., AP/ECE April 2, 2024 30
 SERIAL DATA INPUT/OUTPUT
 8051 has a serial data communication circuit that uses
› Register Serial port data Buffer (SBUF):
SBUF is physically two registers.
One is write only and is used to hold data to be transmitted out of the
8051 via TXD
Other is read only and holds the received data from external sources
via RXD
› Register Serial port control (SCON):
Controls data communication
There are four programmable modes for serial data
communication that are chosen by setting the SMx bits in SCON.
› Register Power mode control (PCON):
Controls data rates and pins RXD & TXD

M.M.Arun Prasath., AP/ECE April 2, 2024 31

 SCON 7 6 5 4 3 2 1 0
SM0 SM1 SM2 REN TB8 RB8 TI RI

 SM0 & SM1: Serial port mode bit0 & bit1

SM0 SM1 Mode Description
0 0 0 Shift register; baud=f/12
0 1 1 8-bit UART; baud=set by timer1
1 0 2 9-bit UART; baud=f/32 or f/64
1 1 3 9-bit UART; baud=set by timer1

 SM2: Multiprocessor communications bit. Set/clear to enable

multiprocessor communications in modes 2 & 3.
 REN: Receive Enable bit. set/clear to enable/disable reception.
 TB8: Transmitted bit 8.
 RB8: Received bit 8.
 TI: Transmit interrupt flag.
 RI: Receive interrupt flag.
M.M.Arun Prasath., AP/ECE April 2, 2024 32
 PCON
7 6 5 4 3 2 1 0
SMOD - - - GF1 GF0 PD IDL

 SMOD: Serial baud rate modify bit. Set to double baud rate
using timer 1 for modes 1,2 & 3.
 6-4: Not implemented.
 GF1: General purpose user flag bit 1.
 GF0: General purpose user flag bit 0.
 PD: By setting this bit the microcontroller enters the Power
Down mode
 IDL: By setting this bit the microcontroller enters
the Idle mode.

M.M.Arun Prasath., AP/ECE April 2, 2024 33

 INTERRUPTS
 Interrupts may be generated by the internal chip
operations or provided by the external sources.
 5 interrupts are available in 8051
 3 are generated automatically by the internal
operations: Timer flag 0, Timer flag 1 & Serial port
interrupt (RI or TI)
 2 are triggered by external signals provided by the
circuitry that is connected to pins INT0‾ and INT1‾
 Programmer is able to alter control bits in the IE, IP and
TCON.

M.M.Arun Prasath., AP/ECE April 2, 2024 34

 INTERRUPT ENABLE (IE)
7 6 5 4 3 2 1 0
EA -- ET2 ES ET1 EX1 ET0 EX0

 EA: Enable interrupt bit.

 Bit 6: not implemented
 ET2: future use
 ES: Enable serial port interrupt
 ET1: Enable Timer 1 overflow interrupt
 EX1: Enable external interrupt 1
 ET0: Enable Timer 0 overflow interrupt
 EX0: Enable external interrupt 0
M.M.Arun Prasath., AP/ECE April 2, 2024 35
 INTERRUPT PRIORITY (IP)
7 6 5 4 3 2 1 0
-- -- PT2 PS PT1 PX1 PT0 PX0

 Bit 7: not implemented

 Bit 6: not implemented
 PT2: future use
 PS: Priority of serial port interrupt
 PT1: Priority of Timer 1 overflow interrupt
 PX1: Priority of external interrupt 1
 PT0: Priority of Timer 0 overflow interrupt
 PX0: Priority of external interrupt 0
M.M.Arun Prasath., AP/ECE April 2, 2024 36
 8051
INTERFACING

M.M.Arun Prasath., AP/ECE 37

April 2, 2024
KEYBOARD INTERFACING

M.M.Arun Prasath., AP/ECE April 2, 2024 38

 KEYBOARD INTERFACING
 4x4 matrix connected with two ports of 8051
 Rows to output port columns to input port
 If data reads from column is D3-D0 = 1111, no key is
pressed
 If key press occurred for ex: D3-D0=1011, a key in D2
column has been pressed.
 After a key press detected the MC will go through the
process of identifying the key.
 Grounding each row from D0-D3 it reads the column, if
the data read is all 1’s, no key in that row is activated
and the process is moved to next row.
 After row identification next task to identify column
M.M.Arun Prasath., AP/ECE April 2, 2024 39
LCD INTERFACING

M.M.Arun Prasath., AP/ECE April 2, 2024 40

 LCD INTERFACING
 LCD has 14pins: 8 data pins (D0-D7), 3 supply
pins (Vcc,VEE,Vss) and 3 control pins(RS,R/W,EN)
 When RS=0 the instruction command code
register is selected user can send command to
clear display, etc.,
 When RS=1 the data register is selected the user to
send data to be displayed on LCD.
 R/W=1 data read from LCD
 R/W=0 information written to the LCD
 Enable pin used to latch information presented to
its data pins.
M.M.Arun Prasath., AP/ECE April 2, 2024 41
ADC INTERFACING

M.M.Arun Prasath., AP/ECE April 2, 2024 42

 ADC INTERFACING
 ADC used to convert analog signals to digital
numbers
 Conversion time varies depending upon the clock
signals it cannot be faster than 110µs.
 Analog i/p given to Vin
 Digital o/p are D0-D7
 Two ground pins available analog ground and
digital ground.

M.M.Arun Prasath., AP/ECE April 2, 2024 43

DAC INTERFACING

M.M.Arun Prasath., AP/ECE April 2, 2024 44

 DAC INTERFACING
 DAC convert digital pulse to analog signals. The
methods are
(i) Binary weighted
(ii) R/2R ladder
 Port1 furnishes the digital byte to be converted
to analog voltage
 Port3 controls the conversion process
 Iref=2MA
 To convert this o/p current Iout to o/p voltage
Vout connect an OP-AMP with f/b resistor
Rf=5K
M.M.Arun Prasath., AP/ECE April 2, 2024 45