0% found this document useful (0 votes)
19 views

VLSI

The document describes a proposed VLSI circuit design for noise cancellation in in-ear headphones. It proposes a feedforward filtered-x least mean square algorithm and hardware architecture. The design achieves higher noise cancellation and 97% lower power consumption compared to previous work.

Uploaded by

MD SHAHIN ALOM
Copyright
© © All Rights Reserved
Available Formats
Download as PPTX, PDF, TXT or read online on Scribd
0% found this document useful (0 votes)
19 views

VLSI

The document describes a proposed VLSI circuit design for noise cancellation in in-ear headphones. It proposes a feedforward filtered-x least mean square algorithm and hardware architecture. The design achieves higher noise cancellation and 97% lower power consumption compared to previous work.

Uploaded by

MD SHAHIN ALOM
Copyright
© © All Rights Reserved
Available Formats
Download as PPTX, PDF, TXT or read online on Scribd
You are on page 1/ 11

A Low-Power Broad-Bandwidth Noise Cancellation

VLSI Circuit Design for In-Ear Headphones


Md Shahin Alom
ID: 0423062134

Bangladesh University of Engineering and Technology


Department of Electrical and Electronic Engineering
Outline

•Introduction
•Proposed Feedforward filtered-x least mean square
algorithm (fx-lms) ANC Circuit design
•Proposed Hardware Architecture fort he ANC In-Ear
Headphone
•Result and discussion
•References

2
Introduction
The contribution of this paper can be classified into:
 Proper filter length selection
 Low-power storage mechanism for convolution operation
 High-throughput pipelining architecture
 With these novel techniques, Author developed an area-/power-efficient
ANC circuit by using the TSMC (Taiwan Semiconductor Manufacturing
Company) 90-nm CMOS technology for in-ear headphone applications.
 The proposed feedforward filtered-x least mean square algorithm
(Estimate of gradient vector from available data) ANC circuit design
provides
 In addition, a dedicated storage mechanism called one-update circular
buffer is proposed to keep the switching activity low to save power.
 Finally, a three-stage pipelining multiply accumulator (MAC)
architecture is used to increase the data throughput
3
Proposed Feedforward FxLMS Algorithm

4
5
6
Result and discussion

 By selecting a proper filter length, 62.7% of the computation


complexity of convolution filter can be saved without sacrificing
any ANC performance.

 The proposed design can attenuate 15 dB for broadband pink noise


between 50 and 1500 Hz when operated at 20-MHz clock
frequency at the costs of 84.2 k gates and power consumption of
6.59 mW only

 The proposed work achieves higher noise cancellation performance


in terms of 3 dB further and saves 97% power consumption.

7
8
9
References
1] S. M. Kuo and D. R. Morgan, “Active noise control: A tutorial review,”
Proc. IEEE, vol. 87, no. 6, pp. 943–973, Jun. 1999.
[2] S. M. Kuo, I. Panahi, K. M. Chung, T. Horner, M. Nadeski, and J. Chyan,
“Design of active noise control systems with the TMS320 family,”
Texas Instruments, Stafford, TX, USA, Tech. Rep. SPRA042,
Jun. 1996.
[3] L. Wu, X. Qiu, and Y. Guo, “A simplified adaptive feedback active noise
control system,” Appl. Acoust., vol. 81, pp. 40–46, Jul. 2014.
[4] W. S. Gan, S. Mitra, and S. M. Kuo, “Adaptive feedback active noise
control headset: Implementation, evaluation and its extensions,” IEEE
Trans. Consum. Electron., vol. 51, no. 3, pp. 975–982, Aug. 2005

10
Thank You!

You might also like