Scribd
Upload
62 views

Introduction To 8 To 3 Encoders

Uploaded by

Akarsh AK
Copyright
© © All Rights Reserved
Available Formats
Download as PPTX, PDF, TXT or read online on Scribd
62 views

Introduction To 8 To 3 Encoders

Uploaded by

Akarsh AK
Copyright
© © All Rights Reserved
Available Formats
Download as PPTX, PDF, TXT or read online on Scribd
You are on page 1/ 13

8 to 3

Encoder
NAME : Akarsh Anil Kum
USN : 1RF22CS010
Introduction to 8 to
3 Encoder
An 8-to-3 encoder is a digital circuit that takes eight input bits and
converts them into a three-bit output code. Think of it like
compressing information! Each output code represents a unique
combination of active input bits, making the overall data more
compact..
Working Principle of a 8 to 3 encoder
Data Decoding Logic Gate Utilization Output Activation
•The 8-to-3 encoder •Priority encoders •Based on the active input
receives eight input typically use a bit and its priority, the
bits (D0-D7), each combination of logic encoder generates a
representing a potential unique three-bit output
gates:
active choice. code (A2-A0).
•Only one input bit can • AND •The priority order
be active (1) at a gates detect usually descends from
time. This ensures a valid active inputs. D7 to D0, meaning the
code and avoids • OR highest-numbered active
ambiguity. gates combine input determines the
•The encoder does not the outputs of output, even if lower-
decode the data in the AND gates to numbered inputs are also
conventional sense active.
create priority •This priority scheme
(e.g., converting from
binary to levels. ensures unambiguous
decimal). Instead, it • Inverters may identification of the active
interprets the presence of be used for choice.
an active bit and negation or to
its priority to generate create
the output code.
Truth Table of a 3 to 8 Decoder
Input (D7,D0) Output(A2-A0)

00000000 000

00000001 000

00000010 001

00000011 001

00000100 010

00000110 011

00000111 011

01111111 100
Block Diagram of a 8 to 3 encoder
1 Input Section 2 Encoder Logic
•This section consists of eight input •This is the core of the
lines, named D0 to D7. encoder, containing the logic
•Each input line can be either 0 or
circuitry that processes the input
1, representing an active or inactive
choice.
signals and generates the output
•There's a priority code.
scheme implemented in this section to •Different designs are possible, but
handle cases where multiple inputs are typical implementations use a
active simultaneously. This prioritizes combination of logic gates like AND
higher-numbered inputs (D7 being the gate ,OR gate , Inverters.
highest) in determining the output.
3 Output Section .
•This section consists of three output lines, named A2, A1, and A0.
•These lines together form the 3-bit output code representing the active input
based on the priority scheme.
•The specific bit combination in the output depends on which input is active and
its priority.
Applications of a 8 to 3 Encoder
Keyboard encoding Data compression
Keyboard Encoding: When multiple Data Compression: By representing
keys are pressed simultaneously, the a range of inputs (8) with fewer
encoder identifies the one with the outputs (3), the encoder can achieve
highest priority (e.g., shift key) and its space-saving data compression in
corresponding action. certain scenarios.

Traffic light sequencing


Traffic Light Sequencing: Controlling the activation of individual lights in a
sequence might involve using an encoder to determine the next active phase.
Limitations of a 8 to 3 encoder
1 Input limit 2 Potential Ambiguity
Input Limit: Handles 8 choices, use Potential Ambiguity: If multiple
bigger encoders for more. inputs are active with equal
priority, output behavior may vary
depending on
implementation, potentially causing
ambiguity.
library IEEE;
use IEEE.STD_LOGIC_1164.ALL; VHDL CODE
entity encoder8to3 is
Port (
data : in STD_LOGIC_VECTOR(7 downto 0);
output : out STD_LOGIC_VECTOR(2 downto 0)
);
end encoder8to3;

architecture Behavioral of encoder8to3 is


begin

process(all)
begin
output <= "000"; -- Initialize output to default value

if data(7) = '1' then output <= "101"; -- Highest priority (D7)


elsif data(6) = '1' then output <= "100";
elsif data(5) = '1' then output <= "011";
elsif data(4) = '1' then output <= "010";
elsif data(3) = '1' then output <= "001";
elsif data(2) = '1' then output <= "111";
elsif data(1) = '1' then output <= "110";
elsif data(0) = '1' then output <= "000"; -- Lowest priority (D0)
end if;
end process;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL; TEST BENCH
entity tb_encoder8to3 is
end tb_encoder8to3;

architecture Behavioral of tb_encoder8to3 is


constant CLK_PERIOD : TIME := 10 ns; -- Clock period

signal clk : STD_LOGIC := '0';


signal data : STD_LOGIC_VECTOR(7 downto 0) := "00000000";
signal output : STD_LOGIC_VECTOR(2 downto 0);

begin

-- Clock process
process(clk)
begin
if clk'event and clk = '1' then
data <= data + 1; -- Increment data in each clock cycle
if data = "11111111" then -- Reset data after all
combinations
data <= "00000000";
end if;
end if;
end process;
TEST BENCH
-- DUT instantiation
DUT : encoder8to3 port map(
data => data,
output => output
);

-- Monitor process (Optimized for clock sensitivity)


process(clk)
begin
if clk'event and clk = '1' then
report "Data: " & data & ", Output: " & output & newline;
end if;
end process;

end Behavioral;
vv

Conclusion
1 Essential Component
Essential Components:
•Input Section: Eight input lines (D0-D7) representing choices.
•Encoder Logic: Logic gates (AND, OR, inverters) process inputs and
prioritize.
•Output Section: Three output lines (A2-A0) display encoded data.

2 Wide Applications
•Keyboard Encoding: Identifies active keys with priority (e.g., shift).
•Traffic Light Sequencing: Controls activation of individual lights.

3 Technological Advancement
• Integration into Microcontrollers: Encoders embedded within chips
• Low-Power Designs: Reduced power consumption for battery-powere
.
THANK
YOU
NAME : Akarsh Anil Kum
USN : 1RF22CS010

You might also like