Scribd
Upload
18 views

PCI bus

Uploaded by

Adithyan Cp
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PPTX, PDF, TXT or read online on Scribd
18 views

PCI bus

Uploaded by

Adithyan Cp
Copyright
© © All Rights Reserved
We take content rights seriously. If you suspect this is your content, claim it here.
Available Formats
Download as PPTX, PDF, TXT or read online on Scribd
You are on page 1/ 16

PCI & SCSI BUS

K. Kathambari
II nd M.Tech
21MTCS15
PCI Bus
 In early 1992, Intel formed another industrial group in relation to be PC
bus.The main intention behind the formation was to overcome the
weakness in the ISA and EISA buses.They designed PCI (Peripheral
Component Interface) specifications in June 1992,and updated in April
1993.
Features
 1.It is designed to economically meet the I/O
requirements of modern systems it requires few chips
to implement and support other buses attached to
the PCI bus.
 2. It bypasses the standard I/O bus, uses the system
bus to increase the bus clock speed and take full
advantage of the CPU’s data path.
 3. It has an ability to function with a 64-bit data bus.
4 It has high bandwidth. The information is transferred
across the PCI bus at 33 MHz, at the full data width of
the CPU.When the bus is used in conjunction with a 32-
bit CPU,the bandwidth is 132 Mbytes / sec.
It is calculated as follows :
33 MHz x 32-bit = 1,056 Mbits/sec
1,056 Mbits/sec + 8 = 132 Mbytes/sec
5. PCI bus is designed to support a variety of
microprocessor based configurations including both
single and multiprocessor systems.
6. The PCI bus can operate concurrently with the
processor bus.The CPU can be processing data in a
extenal cache while the PCI bus is busy transferring
information between other parts of the system.
7 The PCI bus is processor - independent bus that can
function as independet a mezzanine or peripheral bus.

8. It makes use of synchronous timings and centralized


arbitration scheme.

9.It delivers better system performance for high-speed I/O


subsystems(e.g.: graphic display adapters, network
interface controllers , disk controllers and so on).
10. The PCI bus contains a 256 bytes configuration
memory which allows the computer to interrogate the PCI
plugboard and hence it is referred to aa plug-and-play
PCI Configurations
Interface Control Signals
 Interface control signals control the timing of
transactions and provide co-ordination among
initiators and targets. These are as follows :

 FRAME : The current master uses this signal to


indicate the start and duration of a transaction. The
signal is asserted at the start and deasserted when
the initiator is ready to begin the final data phase.
IRDY : The current master (initiator) uses this signal to indicate
that it is ready to read or write valid data.
TRDY : The target device (selected device) uses this signal to
indicate that it is ready to read or write valid data.
STOP : This signal indicates that the current target wishes the
initiator to stop the current transaction.
LOCK : The signal indicates an automatic operation that may
require multiple transactions.
IDSELT:This initialization device select signal is used as a chip
select during configuration read and write transactions.
DEVSEL : This device select signal is used by the target to
indicate device has selected.
PCI Bus Commaands
Data Transfer
 Every data transferrin the PCI bus involves one
address phase and more than one data phase. All
events during the read cycle are synchronized with
the falling edge of the clock cycle.
SCSI Bus
 Small Computer System Interface (SCSI, /ˈskʌzi/ SKUZ-
ee) is a set of standards for physically connecting and
transferring data between computers and peripheral
devices. The main purpose of this interface, called the
SCSI bus, is to provide host computer systems with
connections to a variety of peripheral devices,
including disk subsystems, tape subsystems, printers,
scanners, optical devices, communication devices,
and libraries.
SCSI-1
 SCSI evolved from the Shugart associates systems
interface or SASI, which was originally created in
1979.The first SCSI standard was approved by ANSI in
1986 as standard X3.131-1986.To avoid confusion
when subsequent SCSI standards came out, the
original specification was later renamed as SCSI-1.
 It supports transfer rates up to 5 MBps and seven
SCSI devices on an 8-bit bus. The most common
connector is the Centronics 50 or a DB50. A Micro
Ribbon 50 is also used for internal connections. SCSI-
1 equipment, such as controllers, can also have
Burndy 60 or 68 connectors.

You might also like