Vlsi Design Flow
Vlsi Design Flow
1
Design Paradigm
System Level
Physica
l
Domain
Behavioral a = b+c
Domain z = !(a·d)
b
Structural c a z
Domain d
Physical
Domain
3
Levels
Circuit
Register Level
Level
Clk
Z
H
H
Reg. Reg. B
r
Registe
Registe
B
EN
EN
B
A
r
A
Q1
Q8
Q8
Q1
C
B
Adder
D
4
Design Paradigm
Tabl showing Domains and Level of
e Design
Domains
Levels
Logic Boolean Logic Gates Standard
Functions Cells
5
Typical VLSI Design Flow
6
Typical VLSI Design Flow
Front-end design (Logical design) consists of following steps
8
Typical VLSI Design Flow
10
Placement and Routing
11