Chapter 2 DLD
Chapter 2 DLD
Chapter 2
Boolean Algebra and Logic Gates
Associative law
( x * y ) * z x * ( y * z ) for all x, y, z S
Identity element
e * x x * e x for every x S
Example
0 identity element with respect to ‘+’
1 identity element with respect to ‘*’
2. Identity elements
a. ‘0’ with respect to ‘+’ x 0 0 x x
b. ‘1’ with respect to ‘.’ x.1 1.x x
x y x.y x y x+y
0 0 0 0 0 0 x x’
0 1 0 0 1 1 0 1
1 0 0 1 0 1 1 0
1 1 1 1 1 1
Tuesday, April 29, 2025 11
Binary Boolean Algebra
Distributive law can be verified from following
tables x.( y z ) ( x. y ) ( x.z )
Binary algebra has two elements ‘1’, ‘0’ where
1≠0
Duality principle
Algebraic expressions remain valid if operators
and identity elements are interchanged
Interchange
OR with AND
AND with OR
‘1’ with ‘0’
‘0’ with ‘1’
Variable as it is
x.x x
x.x xx 0 2(a) x 0 x
( xx) ( xx) 5(b) xx 0
x( x x) 4(a) x( y z ) ( xy ) ( xz )
x.1 5(a) x x 1
x 2(b) x.1 x
Theorem 3 (Involution)
( x) x
Theorem 4 (Associative)
x ( y z ) ( x y ) z
x.( y.z ) ( x. y ).z
Theorem 6 (Absorption)
x xy x
x( x y ) x
0 0 0 1 1 1 1
0 1 1 0 1 0 0
1 0 1 0 0 1 0
1 1 1 0 0 0 0
Theorem 6 (Absorption)
x y xy x + xy
0 0 0 0
0 1 0 0
1 0 0 1
1 1 1 1
1. Parenthesis
2. NOT
3. AND
4. OR
F1 x yz
( A B C ) ABC
Similarly,
( A B C .... Z ) ABC ....Z and
( ABC....Z ) A B C .... Z
f1 xy z xy z xyz
m1 m4 m7 (1,4,7)
f 2 xyz xy z xyz xyz
m3 m5 m6 m7 (3,5,6,7)
Maxterm
Sum (ORing) of all variables
Contains every variable in the function
Function is product of maxterms where F=0
Compare it with minterms in which function is sum of
minterms where F = 1
Conversion
mj M j
Tuesday, April 29, 2025 45
Conversion between
Canonical Forms
Easy to convert between minterm and maxterm
representations
For maxterm representation, select rows with 0’s
x y z F
0 0 0 0 F = xyz + xyz’ + x’yz
0 0 1 0
0 1 0 0 F = m7 + m6 + m3 = Σ(3, 6, 7)
0 1 1 1
1 0 0 0
1 0 1 0 F = M0M1M2M4M5 = Π(0,1,2,4,5)
1 1 0 1
1 1 1 1
F = (x+y+z)(x+y+z’)(x+y’+z)(x’+y+z)(x’+y+z’)
Tuesday, April 29, 2025 46
Conversion between
Canonical Forms
Positive logic
H1
L0
Negative logic
H0
L1
In negative logic: OR