SlideShare a Scribd company logo
3
Most read
4
Most read
9
Most read
Boolean Function
Dr. (Mrs.) Gargi Khanna
Associate Professor
Electronics & Communication Engineering Department
National Institute of Technology, Hamirpur
Boolean function
• A Boolean function has:
• At least one Boolean variable,
• At least one Boolean operator, and
• At least one input from the set {0,1}.
• It produces an output that is also a member of the
set {0,1}.
Truth Table
• Addition of 2 bits:
A B Sum Carry
0 0 0 0
0 1 1 0
1 0 1 0
1 1 0 1
Sum= 𝐴′
𝐵 + 𝐴𝐵′ 𝐶𝑎𝑟𝑟𝑦 = 𝐴𝐵
Sum= 𝐴 + 𝐵 . (𝐴′
+ 𝐵′) 𝐶𝑎𝑟𝑟𝑦 = 𝐴 + 𝐵 . 𝐴 + 𝐵′
. (𝐴′
+ 𝐵)
Truth Table
• Subtraction of 2 bits:
A B Difference Borrow
0 0 0 0
0 1 1 1
1 0 1 0
1 1 0 0
Difference= 𝐴′
𝐵 + 𝐴𝐵′ 𝐵𝑜𝑟𝑟𝑜𝑤 = 𝐴′𝐵
Difference = 𝐴 + 𝐵 . (𝐴′ + 𝐵′) 𝐵𝑜𝑟𝑟𝑜𝑤 = 𝐴 + 𝐵 . 𝐴′ + 𝐵 . (A’ +B’)
Truth Table
• Addition of 3 bits:
A B C Sum Carry
0 0 0 0 0
0 0 1 1 0
0 1 0 1 0
0 1 1 0 1
1 0 0 1 0
1 0 1 0 1
1 1 0 0 1
1 1 1 1 1
Sum= 𝐴′ 𝐵′ 𝐶 + 𝐴′ 𝐵𝐶′ + 𝐴𝐵′ 𝐶′ + 𝐴𝐵𝐶
𝐶𝑎𝑟𝑟𝑦 = 𝐴′
𝐵𝐶 + 𝐴𝐵′
𝐶 + 𝐴𝐵𝐶′
+ABC
Sum= (𝐴 + 𝐵 + 𝐶). (𝐴 + 𝐵′+𝐶′)(𝐴′ + 𝐵 + 𝐶′)(𝐴′ + 𝐵′ + 𝐶)
Two-Level Implementations
• Boolean functions in either SOP or POS forms
can be implemented using 2-Level
implementations.
• For SOP forms AND gates will be in the first level
and a single OR gate will be in the second level.
• For POS forms OR gates will be in the first level
and a single AND gate will be in the second
level.
• SOP forms can be implemented using only
NAND gates, while POS forms can be
implemented using only NOR gates.
Boolean Function SOP &  POS
F = XZ + Y’Z + X’YZ
XZ
Y’Z
X’YZ
XZ . Y’Z . X’YZ = XZ + Y’Z + X’YZ
F = XZ + Y’Z + X’YZ
Implement the following POS function
F = (X+Z) (Y’+Z) (X’+Y+Z)
Standard SOP
• Write minterms of BC + A.
Solution : BC + A Write terms
• XBC + AXX Add Xs where letters are missing
• A’BC, ABC Vary Xs in XBC
• AB’C’, AB’C, ABC’, ABC Vary Xs in AXX
• Thus BC + A = A’ BC +ABC+ AB’C’ + AB’C + A B
C’ + A B C
• or BC + A = A’BC + ABC + AB’C’ + AB’C + ABC’
Standard SOP
F(A.B,C) = Σm(3, 7, 4, 5, 6)
Complementary Nature of Min & Max terms
F=Σm( 15, 11, 14, 13, 12)
F=П M (0,1,2,3,4,5,6,7,8,9,10)
Standard POS
Write full form of the expression Y(A,B,C) = П M (0, 1, 3, 4)
Standard SOP & POS
• F= B’+A’C
• X0X, 0X1
• (000, 001,100,101), (001,011)
• F= Ʃm(0,1,4,5,3,8)
F(A,B,C)=(A+B)(A’+C)
• (0+0+X)
(1+X+0)=(0+0+0),(0+0+1),(1+0+0),(1+1+0)
• F=ПM(1,0,4,6)
Happy Learning

More Related Content

What's hot (20)

PPTX
D latch
Easy n Inspire L
 
PPTX
COMBINATIONAL CIRCUITS
GopinathD17
 
PPT
8255 presentaion.ppt
kamlesh deshmukh
 
PDF
Synchronous sequential Circuits
Indira Priyadarshini
 
PDF
Combinational logic circuit
Rihab Rahman
 
PPTX
digital Counter
shamshad alam
 
PPTX
Bcd to excess 3 code converter
Ushaswini Chowdary
 
PPTX
Encoder
Mahmudul Hasan
 
PPTX
Logic gates
Niläńjäň Ghóšh
 
PPTX
Magnitude comparator
Preet_patel
 
PPTX
Low pass filters
kunwartouseef
 
PPT
Encoder, decoder, multiplexers and demultiplexers
pubgalarab
 
PPT
BCD,GRAY and EXCESS 3 codes
student
 
PDF
Decoders
Re Man
 
PPT
Digital Logic circuit
kavitha muneeshwaran
 
PPT
Introduction state machine
Shreyans Pathak
 
PPTX
Verilog operators.pptx
VandanaPagar1
 
PPTX
Sequential circuits
DrSonali Vyas
 
PPTX
Digital electronics logic families
BLESSINAR0
 
PPTX
Modified booths algorithm part 1
babuece
 
COMBINATIONAL CIRCUITS
GopinathD17
 
8255 presentaion.ppt
kamlesh deshmukh
 
Synchronous sequential Circuits
Indira Priyadarshini
 
Combinational logic circuit
Rihab Rahman
 
digital Counter
shamshad alam
 
Bcd to excess 3 code converter
Ushaswini Chowdary
 
Magnitude comparator
Preet_patel
 
Low pass filters
kunwartouseef
 
Encoder, decoder, multiplexers and demultiplexers
pubgalarab
 
BCD,GRAY and EXCESS 3 codes
student
 
Decoders
Re Man
 
Digital Logic circuit
kavitha muneeshwaran
 
Introduction state machine
Shreyans Pathak
 
Verilog operators.pptx
VandanaPagar1
 
Sequential circuits
DrSonali Vyas
 
Digital electronics logic families
BLESSINAR0
 
Modified booths algorithm part 1
babuece
 

Similar to Boolean Function SOP & POS (20)

PPTX
Logic gates summary in digital electronics
dhakkadchora920
 
PPT
boolean algebra and logic simplification
Unsa Shakir
 
PDF
digital electronics PPT.pdfggjjnjjjjuuhhh
abhijeet002saha
 
PPTX
Switching theory and logic design.
Anto Jose Moyalan
 
PDF
18 pc09 1.2_ digital logic gates _ boolean algebra_basic theorems
arunachalamr16
 
PPTX
digital logic circuits, digital component
Rai University
 
PPTX
Bca 2nd sem-u-1.5 digital logic circuits, digital component
Rai University
 
PPTX
Digital electronics basic overview .pptx
singhparmpreet
 
PPT
Chapter 3 2
Ch Farhan
 
PPTX
Chapter-3.pptx
AliaaTarek5
 
PDF
K-map Digital Logic Design DLD Theory l
khanyz4884
 
PDF
1Boolean Alegebra 3booleanalgebraold-160325120651.pdf
siliconvalley6203
 
PPTX
Module 1 ppt class.pptx
VivekNaik55
 
PPTX
Module ppt class.pptx
VivekNaik71
 
PDF
ESTUDO DE ALGEBRA BOOLEANA PARA ESTUDOS.
fernandovargas497457
 
PPT
13 Boolean Algebra
Praveen M Jigajinni
 
PPTX
B.sc cs-ii-u-1.5 digital logic circuits, digital component
Rai University
 
PDF
Basic Boolean Algebra and DeMorgan's Laws
scolton99
 
PPTX
ANALOG AND DIGITAL ELECTRONICS unit 4
ACE ENGINEERING COLLEGE
 
PPT
Boolean algebra
Manish Kumar
 
Logic gates summary in digital electronics
dhakkadchora920
 
boolean algebra and logic simplification
Unsa Shakir
 
digital electronics PPT.pdfggjjnjjjjuuhhh
abhijeet002saha
 
Switching theory and logic design.
Anto Jose Moyalan
 
18 pc09 1.2_ digital logic gates _ boolean algebra_basic theorems
arunachalamr16
 
digital logic circuits, digital component
Rai University
 
Bca 2nd sem-u-1.5 digital logic circuits, digital component
Rai University
 
Digital electronics basic overview .pptx
singhparmpreet
 
Chapter 3 2
Ch Farhan
 
Chapter-3.pptx
AliaaTarek5
 
K-map Digital Logic Design DLD Theory l
khanyz4884
 
1Boolean Alegebra 3booleanalgebraold-160325120651.pdf
siliconvalley6203
 
Module 1 ppt class.pptx
VivekNaik55
 
Module ppt class.pptx
VivekNaik71
 
ESTUDO DE ALGEBRA BOOLEANA PARA ESTUDOS.
fernandovargas497457
 
13 Boolean Algebra
Praveen M Jigajinni
 
B.sc cs-ii-u-1.5 digital logic circuits, digital component
Rai University
 
Basic Boolean Algebra and DeMorgan's Laws
scolton99
 
ANALOG AND DIGITAL ELECTRONICS unit 4
ACE ENGINEERING COLLEGE
 
Boolean algebra
Manish Kumar
 
Ad

More from GargiKhanna1 (18)

PPTX
Latch & Flip-Flop.pptx
GargiKhanna1
 
PDF
MOS logic family
GargiKhanna1
 
PDF
Digital Counter Design
GargiKhanna1
 
PPTX
Latch and flip flop
GargiKhanna1
 
PPT
Multiplexers and Demultiplexers
GargiKhanna1
 
PPTX
Combinational Logic Circuit
GargiKhanna1
 
PPTX
Karnaugh Map
GargiKhanna1
 
PPT
Error detection and correction codes
GargiKhanna1
 
PDF
Number system
GargiKhanna1
 
PDF
Logic Level Techniques for Power Reduction
GargiKhanna1
 
PDF
Architectural Level Techniques
GargiKhanna1
 
PPTX
Probabilistic Power Analysis
GargiKhanna1
 
PPTX
Monte carlo analysis
GargiKhanna1
 
PPTX
Simulation power analysis low power vlsi
GargiKhanna1
 
PPTX
Logic gate
GargiKhanna1
 
PPTX
Logic Gates
GargiKhanna1
 
PDF
Binary codes
GargiKhanna1
 
PDF
Binary Arithmetic
GargiKhanna1
 
Latch & Flip-Flop.pptx
GargiKhanna1
 
MOS logic family
GargiKhanna1
 
Digital Counter Design
GargiKhanna1
 
Latch and flip flop
GargiKhanna1
 
Multiplexers and Demultiplexers
GargiKhanna1
 
Combinational Logic Circuit
GargiKhanna1
 
Karnaugh Map
GargiKhanna1
 
Error detection and correction codes
GargiKhanna1
 
Number system
GargiKhanna1
 
Logic Level Techniques for Power Reduction
GargiKhanna1
 
Architectural Level Techniques
GargiKhanna1
 
Probabilistic Power Analysis
GargiKhanna1
 
Monte carlo analysis
GargiKhanna1
 
Simulation power analysis low power vlsi
GargiKhanna1
 
Logic gate
GargiKhanna1
 
Logic Gates
GargiKhanna1
 
Binary codes
GargiKhanna1
 
Binary Arithmetic
GargiKhanna1
 
Ad

Recently uploaded (20)

PDF
GTU Civil Engineering All Semester Syllabus.pdf
Vimal Bhojani
 
PPTX
Depth First Search Algorithm in 🧠 DFS in Artificial Intelligence (AI)
rafeeqshaik212002
 
PPTX
美国电子版毕业证南卡罗莱纳大学上州分校水印成绩单USC学费发票定做学位证书编号怎么查
Taqyea
 
PDF
International Journal of Information Technology Convergence and services (IJI...
ijitcsjournal4
 
DOC
MRRS Strength and Durability of Concrete
CivilMythili
 
PPTX
VITEEE 2026 Exam Details , Important Dates
SonaliSingh127098
 
PDF
MAD Unit - 2 Activity and Fragment Management in Android (Diploma IT)
JappanMavani
 
PPTX
Green Building & Energy Conservation ppt
Sagar Sarangi
 
PPTX
GitOps_Repo_Structure for begeinner(Scaffolindg)
DanialHabibi2
 
PPTX
Heart Bleed Bug - A case study (Course: Cryptography and Network Security)
Adri Jovin
 
PPTX
265587293-NFPA 101 Life safety code-PPT-1.pptx
chandermwason
 
PDF
Basic_Concepts_in_Clinical_Biochemistry_2018كيمياء_عملي.pdf
AdelLoin
 
PDF
PORTFOLIO Golam Kibria Khan — architect with a passion for thoughtful design...
MasumKhan59
 
PPTX
artificial intelligence applications in Geomatics
NawrasShatnawi1
 
PPTX
Day2 B2 Best.pptx
helenjenefa1
 
PPTX
The Role of Information Technology in Environmental Protectio....pptx
nallamillisriram
 
PPTX
Solar Thermal Energy System Seminar.pptx
Gpc Purapuza
 
PPTX
Shinkawa Proposal to meet Vibration API670.pptx
AchmadBashori2
 
PPTX
Arduino Based Gas Leakage Detector Project
CircuitDigest
 
PPTX
GitOps_Without_K8s_Training simple one without k8s
DanialHabibi2
 
GTU Civil Engineering All Semester Syllabus.pdf
Vimal Bhojani
 
Depth First Search Algorithm in 🧠 DFS in Artificial Intelligence (AI)
rafeeqshaik212002
 
美国电子版毕业证南卡罗莱纳大学上州分校水印成绩单USC学费发票定做学位证书编号怎么查
Taqyea
 
International Journal of Information Technology Convergence and services (IJI...
ijitcsjournal4
 
MRRS Strength and Durability of Concrete
CivilMythili
 
VITEEE 2026 Exam Details , Important Dates
SonaliSingh127098
 
MAD Unit - 2 Activity and Fragment Management in Android (Diploma IT)
JappanMavani
 
Green Building & Energy Conservation ppt
Sagar Sarangi
 
GitOps_Repo_Structure for begeinner(Scaffolindg)
DanialHabibi2
 
Heart Bleed Bug - A case study (Course: Cryptography and Network Security)
Adri Jovin
 
265587293-NFPA 101 Life safety code-PPT-1.pptx
chandermwason
 
Basic_Concepts_in_Clinical_Biochemistry_2018كيمياء_عملي.pdf
AdelLoin
 
PORTFOLIO Golam Kibria Khan — architect with a passion for thoughtful design...
MasumKhan59
 
artificial intelligence applications in Geomatics
NawrasShatnawi1
 
Day2 B2 Best.pptx
helenjenefa1
 
The Role of Information Technology in Environmental Protectio....pptx
nallamillisriram
 
Solar Thermal Energy System Seminar.pptx
Gpc Purapuza
 
Shinkawa Proposal to meet Vibration API670.pptx
AchmadBashori2
 
Arduino Based Gas Leakage Detector Project
CircuitDigest
 
GitOps_Without_K8s_Training simple one without k8s
DanialHabibi2
 

Boolean Function SOP & POS

  • 1. Boolean Function Dr. (Mrs.) Gargi Khanna Associate Professor Electronics & Communication Engineering Department National Institute of Technology, Hamirpur
  • 2. Boolean function • A Boolean function has: • At least one Boolean variable, • At least one Boolean operator, and • At least one input from the set {0,1}. • It produces an output that is also a member of the set {0,1}.
  • 3. Truth Table • Addition of 2 bits: A B Sum Carry 0 0 0 0 0 1 1 0 1 0 1 0 1 1 0 1 Sum= 𝐴′ 𝐵 + 𝐴𝐵′ 𝐶𝑎𝑟𝑟𝑦 = 𝐴𝐵 Sum= 𝐴 + 𝐵 . (𝐴′ + 𝐵′) 𝐶𝑎𝑟𝑟𝑦 = 𝐴 + 𝐵 . 𝐴 + 𝐵′ . (𝐴′ + 𝐵)
  • 4. Truth Table • Subtraction of 2 bits: A B Difference Borrow 0 0 0 0 0 1 1 1 1 0 1 0 1 1 0 0 Difference= 𝐴′ 𝐵 + 𝐴𝐵′ 𝐵𝑜𝑟𝑟𝑜𝑤 = 𝐴′𝐵 Difference = 𝐴 + 𝐵 . (𝐴′ + 𝐵′) 𝐵𝑜𝑟𝑟𝑜𝑤 = 𝐴 + 𝐵 . 𝐴′ + 𝐵 . (A’ +B’)
  • 5. Truth Table • Addition of 3 bits: A B C Sum Carry 0 0 0 0 0 0 0 1 1 0 0 1 0 1 0 0 1 1 0 1 1 0 0 1 0 1 0 1 0 1 1 1 0 0 1 1 1 1 1 1 Sum= 𝐴′ 𝐵′ 𝐶 + 𝐴′ 𝐵𝐶′ + 𝐴𝐵′ 𝐶′ + 𝐴𝐵𝐶 𝐶𝑎𝑟𝑟𝑦 = 𝐴′ 𝐵𝐶 + 𝐴𝐵′ 𝐶 + 𝐴𝐵𝐶′ +ABC Sum= (𝐴 + 𝐵 + 𝐶). (𝐴 + 𝐵′+𝐶′)(𝐴′ + 𝐵 + 𝐶′)(𝐴′ + 𝐵′ + 𝐶)
  • 6. Two-Level Implementations • Boolean functions in either SOP or POS forms can be implemented using 2-Level implementations. • For SOP forms AND gates will be in the first level and a single OR gate will be in the second level. • For POS forms OR gates will be in the first level and a single AND gate will be in the second level. • SOP forms can be implemented using only NAND gates, while POS forms can be implemented using only NOR gates.
  • 8. F = XZ + Y’Z + X’YZ XZ Y’Z X’YZ XZ . Y’Z . X’YZ = XZ + Y’Z + X’YZ F = XZ + Y’Z + X’YZ
  • 9. Implement the following POS function F = (X+Z) (Y’+Z) (X’+Y+Z)
  • 10. Standard SOP • Write minterms of BC + A. Solution : BC + A Write terms • XBC + AXX Add Xs where letters are missing • A’BC, ABC Vary Xs in XBC • AB’C’, AB’C, ABC’, ABC Vary Xs in AXX • Thus BC + A = A’ BC +ABC+ AB’C’ + AB’C + A B C’ + A B C • or BC + A = A’BC + ABC + AB’C’ + AB’C + ABC’
  • 11. Standard SOP F(A.B,C) = Σm(3, 7, 4, 5, 6)
  • 12. Complementary Nature of Min & Max terms
  • 13. F=Σm( 15, 11, 14, 13, 12) F=П M (0,1,2,3,4,5,6,7,8,9,10)
  • 14. Standard POS Write full form of the expression Y(A,B,C) = П M (0, 1, 3, 4)
  • 15. Standard SOP & POS • F= B’+A’C • X0X, 0X1 • (000, 001,100,101), (001,011) • F= Ʃm(0,1,4,5,3,8) F(A,B,C)=(A+B)(A’+C) • (0+0+X) (1+X+0)=(0+0+0),(0+0+1),(1+0+0),(1+1+0) • F=ПM(1,0,4,6)