VLSI routing
Download as PPT, PDF37 likes41,279 views
The document discusses the routing problem in integrated circuit design, focusing on global and detailed routing techniques. It highlights the objectives, challenges, and methodologies involved in routing nets, including the use of Steiner trees and various types of routing methods such as channel and switchbox routing. The importance of effective routing algorithms is emphasized due to the complexities arising from advancements in IC integration.
VLSI routing
- 2. Routing Routing Problem Routing Regions Types of Routing -Global Routing -Detailed Routing Conclusion References
- 3. o The routing is to locate a set of wires in the routing space that connect all the nets in the net list. The capacities of channels, width of wires, and wire crossings often need to be taken into consideration .
- 4. Apply after placement Input: Netlist Timing budget for, typically, critical nets Locations of blocks and locations of pins Output: Geometric layouts of all nets Objective: Minimize the total wire length, the number of vias, or just completing all connections without increasing the chip area. Each net meets its timing budget.
- 5. For a multi-terminal net, we can construct a spanning tree to connect all the terminals together. But the wire length will be large. Better use Steiner Tree: Steiner A tree connecting all terminals and some Node additional nodes (Steiner nodes). Rectilinear Steiner Tree: Steiner tree in which all the edges run horizontally and vertically.
- 6. Minimum Steiner Tree Problem: Given a net, find the steiner tree with the minimum length. This problem is NP-Complete! May need to route tens of thousands of nets simultaneously without overlapping. Obstacles may exist in the routing region.
- 7. Two phases:
- 8. Divide the routing area into routing regions of simple shape (rectangular): Switchbox Channel • Channel: Pins on 2 opposite sides. • 2-D Switchbox: Pins on 4 sides. • 3-D Switchbox: Pins on all 6 sides.
- 10. Gate-Array Standard-Cell Full-Custom Feedthrough Cell
- 11. Routing Detailed Global routing routing Channel Switch Box Line Routing Maze Routing Routing Routing
- 12. Placement Global routing Generate a 'loose' route for each net Assign a list of routing region to each net without specifying the actual layout of wires. Detailed routing Find the actual geometry layout of each net with in the assigned routing regions Compaction
- 14. o Minimize the total overflow o Minimize the total wire length o Minimize running time
- 15. Assign routing regions to each net. Need to consider timing budget of nets and routing congestion of the regions.
- 16. Assign pins on routing region boundaries for each net. (Prepare for the detailed routing stage for each region.)
- 17. Sequential Approach: Route the nets one at a time. Order dependent on factors like criticality, estimated wire length, etc. If further routing is impossible because some nets are blocked by nets routed earlier, apply Rip-up and Reroute technique. This approach is much more popular.
- 18. Concurrent Approach: The major drawback of the sequential approach is that it suffers from the net ordering problem. Consider all nets simultaneously. Can be formulated as an integer program.
- 20. Given: A planar rectangular grid graph. Two points S and T on the graph. Obstacles modeled as blocked vertices. Objective: Find the shortest path connecting S and T. This technique can be used in global or detailed routing (switchbox) problems.
- 21. S S S T X X T X X T Area Routing Grid Graph Simplified (Maze) Representation
- 24. Three types of detailed routing methods: • Channel Routing • 2-D Switchbox Routing • 3-D Switchbox Routing Channel routing → 2-D switchbox → 3-D switchbox If the switchbox or channels are unroutable without a large expansion, global routing needs to be done again.
- 25. o Channel routing: o channel may grow in one dimension to accommodate wires; o pins generally on only two opposite sides. o Switchbox routing: o Switch box routing is harder than channel routing because we can’t expand the switchbox to make room for more wires. o pins are on all four sides, fixing dimensions of the box.
- 26. channel switchbox switchbox pins channel
- 27. Three types of channel junctions may occur: o L-type: Occurs at the corners of the layout surface. Can be routed using channel routers. o T-type: The leg of the “T” must be routed before the shoulder. Can be routed using channel routers. o +-type: More complex and requires switchbox routers. Advantageous to convert +-junctions to T-junctions.
- 29. Channel routing is a special case of the routing problem in which wires are connected within the routing channels. To apply channel routing, a routing region is usually decomposed into routing channels.
- 30. a) Channels have no conflicts b) Conflicting channels c) Conflict resolved using L-shaped channels • Order matters d) Switchbox used to resolve the conflict • Order matters • Harder problem (compared to channel routing)
- 31. After global routing and detailed routing, information of the nets can be extracted and delays can be analyzed. If some nets fail to meet their timing budget, detailed routing and/or global routing needs to be repeated.
- 32. NTHU – Route MaizeRouter BoxRouter Archer FastRoute NTUgr FASHION
- 33. Routing is one of the most fundamental steps in the physical design flow and is typically a very complex optimization problem. Effective and efficient routing algorithms are essential to handle the challenges arising from the fast growing scaling of IC integration. We have discussed Global and Detailed routing techniques. Routers will keep evolving with emerging design challenges such as nanometer effects, signal integrity, reliability etc. 33
- 34. “Global and detailed routing”, Huang-Yu Chen and Yao-Wen Chang, National Taiwan University, Taipei, Taiwan, “VLSI Layout synthesis”, Local search in Combinatorial Optimization, Emile H.L. Aarts, Philips Research Laboratories, Eindhoven. Michael D. Moffitt, IBM Research “Global routing revisited”. Computer- Aided Design - Digest of Technical Papers, 2009. ICCAD 2009. IEEE/ACM International Conference , Pages: 805 - 808
- 35. 35