SlideShare a Scribd company logo
COMPUTER
      INSTRUCTIONS




                                       MANINDER KAUR
                              professormaninder@gmail.com



Maninder Kaur
professormaninder@gmail.com                   www.eazynotes.com   1
INSTRUCTION FORMAT
       An    instruction format or instruction code is a
           group of bits used to perform a particular
           operation on the data stored in computer.

       Processor   fetches an instruction from memory
           and decodes the bits to execute the instruction.

       Different    computers may have their own
           instruction set.

Maninder Kaur
professormaninder@gmail.com                    www.eazynotes.com   2
INSTRUCTION FORMAT
       Instruction  code is divided into two parts
           namely operation code and address of
           data.

           Operation code consisting group of bits
           to define an operation such as add,
           subtract, multiply etc.


Maninder Kaur
professormaninder@gmail.com               www.eazynotes.com   3
INSTRUCTION FORMAT
     In an instruction format:
      First 12 bits (0-11) specify an address.
      Next 3 bits specify operation code (opcode).
      Left most bit specify the addressing mode I
                   I = 0 for direct address
                   I = 1 for indirect address




Maninder Kaur
professormaninder@gmail.com                   www.eazynotes.com   4
TYPES OF INSTRUCTIONS

     The basic computer has three 16-bit
      instruction code formats:

     1. Memory   Reference Instructions
     2. Register Reference Instructions
     3. Input/Output Instructions




Maninder Kaur
professormaninder@gmail.com               www.eazynotes.com   5
Memory Reference Instructions
    In Memory reference instruction:
     First 12 bits(0-11) specify an address.
     Next 3 bits specify operation code (opcode).
     Left most bit specify the addressing mode I
                  I = 0 for direct address
                  I = 1 for indirect address




                                 (Opcode = 000 through 111)
Maninder Kaur
professormaninder@gmail.com                  www.eazynotes.com   6
Memory Reference Instructions
       In Memory reference instruction:

           first 12 bits (0-11) specify an address.
          The address field is denoted by three x’s (in hexadecimal notation)
           and is equivalent to 12-bit address.
          The last mode bit of the instruction represents by symbol I.
          When I = 0, the last four bits of an instruction have a hexadecimal
           digit equivalent from 0 to 6 since the last bit is zero (0).
           When I = 1 the last four bits of an instruction have a hexadecimal
           digit equivalent from 8 to E since the last bit is one (1).




Maninder Kaur
professormaninder@gmail.com                                  www.eazynotes.com   7
Memory Reference Instructions
                                 Hexadecimal code
      Symbol                  I=0             I=1             Description
       AND                    0xxx            8xxx   AND memory word to AC
       ADD                    1xxx            9xxx   ADD memory word to AC
       LDA                    2xxx           Axxx    LOAD Memory word to AC
       STA                    3xxx            Bxxx   Store   content   of     AC   in
                                                     memory
       BUN                    4xxx           Cxxx    Branch unconditionally
        BSA                   5xxx           Dxxx    Branch and save return address


        ISZ                   6xxx            Exxx   Increment and Skip if zero




Maninder Kaur
professormaninder@gmail.com                                   www.eazynotes.com    8
Register Reference Instructions
       In Register Reference Instruction:

         First 12 bits (0-11) specify the register operation.
        The next three bits equals to 111 specify opcode.
        The last mode bit of the instruction is 0.
        Therefore, left most 4 bits are always 0111 which is equal to
         hexadecimal 7.




Maninder Kaur
professormaninder@gmail.com                                 www.eazynotes.com   9
Register Reference Instructions
        Symbol                Hexadecimal code                 Description

          CLA                      7800          Clear AC
          CLE                      7400          Clear E
          CMA                      7200          Complement AC
          CME                      7100          Complement E
           CIR                     7080          Circulate right AC and E
           CIL                     7040          Circulate left AC and E
          INC                      7020          Increment AC
           SPA                     7010          Skip next instruction if AC positive
          SNA                      7008          Skip next instruction is AC is negative


          SZA                      7004          Skip next instruction is AC is 0
           SZE                     7002          Skip next instruction is E is 0
          HLT                      7001          Halt computer
Maninder Kaur
professormaninder@gmail.com                                             www.eazynotes.com   10
I/O Reference Instructions
       In I/O Reference Instruction:

         First 12 bits (0-11) specify the I/O operation.
        The next three bits equals to 111 specify opcode.
        The last mode bit of the instruction is 1.
        Therefore, left most 4 bits are always 1111 which is equal to
         hexadecimal F.




Maninder Kaur
professormaninder@gmail.com                                 www.eazynotes.com   11
I/O Reference Instructions
        Symbol                Hexadecimal code                   Description
           INP                     F800          Input character to AC

          OUT                      F400          Output character from AC

           SKI                     F200          Skip on input flag

          SKO                      F100          Skip on Output flag

          ION                      F080          Interrupt on

           IOF                     F040          Interrupt off




Maninder Kaur
professormaninder@gmail.com                                            www.eazynotes.com   12
Ad

More Related Content

What's hot (20)

Stack organization
Stack organizationStack organization
Stack organization
chauhankapil
 
Instruction code
Instruction codeInstruction code
Instruction code
Dr. Abhineet Anand
 
Operating system services 9
Operating system services 9Operating system services 9
Operating system services 9
myrajendra
 
Instruction codes
Instruction codesInstruction codes
Instruction codes
pradeepa velmurugan
 
Register transfer language
Register transfer languageRegister transfer language
Register transfer language
Sanjeev Patel
 
Computer Organization and Architecture.
Computer Organization and Architecture.Computer Organization and Architecture.
Computer Organization and Architecture.
CS_GDRCST
 
Virtual memory ppt
Virtual memory pptVirtual memory ppt
Virtual memory ppt
Punjab College Of Technical Education
 
Register organization, stack
Register organization, stackRegister organization, stack
Register organization, stack
Asif Iqbal
 
Page replacement algorithms
Page replacement algorithmsPage replacement algorithms
Page replacement algorithms
Piyush Rochwani
 
instruction cycle ppt
instruction cycle pptinstruction cycle ppt
instruction cycle ppt
sheetal singh
 
Computer registers
Computer registersComputer registers
Computer registers
DeepikaT13
 
Computer architecture pipelining
Computer architecture pipeliningComputer architecture pipelining
Computer architecture pipelining
Mazin Alwaaly
 
Interrupts
InterruptsInterrupts
Interrupts
Urwa Shanza
 
Computer architecture input output organization
Computer architecture input output organizationComputer architecture input output organization
Computer architecture input output organization
Mazin Alwaaly
 
Memory Organization
Memory OrganizationMemory Organization
Memory Organization
Kamal Acharya
 
Instruction Execution Cycle
Instruction Execution CycleInstruction Execution Cycle
Instruction Execution Cycle
utsav_shah
 
Input output organization
Input output organizationInput output organization
Input output organization
abdulugc
 
Queue ppt
Queue pptQueue ppt
Queue ppt
SouravKumar328
 
Arrays
ArraysArrays
Arrays
SARITHA REDDY
 
Disk scheduling
Disk schedulingDisk scheduling
Disk scheduling
NEERAJ BAGHEL
 
Stack organization
Stack organizationStack organization
Stack organization
chauhankapil
 
Operating system services 9
Operating system services 9Operating system services 9
Operating system services 9
myrajendra
 
Register transfer language
Register transfer languageRegister transfer language
Register transfer language
Sanjeev Patel
 
Computer Organization and Architecture.
Computer Organization and Architecture.Computer Organization and Architecture.
Computer Organization and Architecture.
CS_GDRCST
 
Register organization, stack
Register organization, stackRegister organization, stack
Register organization, stack
Asif Iqbal
 
Page replacement algorithms
Page replacement algorithmsPage replacement algorithms
Page replacement algorithms
Piyush Rochwani
 
instruction cycle ppt
instruction cycle pptinstruction cycle ppt
instruction cycle ppt
sheetal singh
 
Computer registers
Computer registersComputer registers
Computer registers
DeepikaT13
 
Computer architecture pipelining
Computer architecture pipeliningComputer architecture pipelining
Computer architecture pipelining
Mazin Alwaaly
 
Computer architecture input output organization
Computer architecture input output organizationComputer architecture input output organization
Computer architecture input output organization
Mazin Alwaaly
 
Instruction Execution Cycle
Instruction Execution CycleInstruction Execution Cycle
Instruction Execution Cycle
utsav_shah
 
Input output organization
Input output organizationInput output organization
Input output organization
abdulugc
 

Viewers also liked (20)

Types of instructions
Types of instructionsTypes of instructions
Types of instructions
ihsanjamil
 
Chapter 3 INSTRUCTION SET AND ASSEMBLY LANGUAGE PROGRAMMING
Chapter 3 INSTRUCTION SET AND ASSEMBLY LANGUAGE PROGRAMMINGChapter 3 INSTRUCTION SET AND ASSEMBLY LANGUAGE PROGRAMMING
Chapter 3 INSTRUCTION SET AND ASSEMBLY LANGUAGE PROGRAMMING
Frankie Jones
 
Instruction codes and computer registers
Instruction codes and computer registersInstruction codes and computer registers
Instruction codes and computer registers
Sanjeev Patel
 
Instruction cycle
Instruction cycleInstruction cycle
Instruction cycle
shweta-sharma99
 
Instruction format
Instruction formatInstruction format
Instruction format
Sanjeev Patel
 
Memory reference instruction
Memory reference instructionMemory reference instruction
Memory reference instruction
Sanjeev Patel
 
Instruction cycle
Instruction cycleInstruction cycle
Instruction cycle
Kumar
 
Timing and-control-unit
Timing and-control-unitTiming and-control-unit
Timing and-control-unit
Anuj Modi
 
Basic Computer Organization and Design
Basic Computer Organization and DesignBasic Computer Organization and Design
Basic Computer Organization and Design
mekind
 
Assembly Language Basics
Assembly Language BasicsAssembly Language Basics
Assembly Language Basics
Education Front
 
Assembly Language Lecture 1
Assembly Language Lecture 1Assembly Language Lecture 1
Assembly Language Lecture 1
Motaz Saad
 
Part I:Introduction to assembly language
Part I:Introduction to assembly languagePart I:Introduction to assembly language
Part I:Introduction to assembly language
Ahmed M. Abed
 
Computer organiztion5
Computer organiztion5Computer organiztion5
Computer organiztion5
Umang Gupta
 
Basic Computer Organization and Design
Basic Computer Organization and DesignBasic Computer Organization and Design
Basic Computer Organization and Design
Kamal Acharya
 
Interrupts
InterruptsInterrupts
Interrupts
guest2e9811e
 
Fetch execute cycle
Fetch execute cycleFetch execute cycle
Fetch execute cycle
cachs_computing
 
Assembly Language Lecture 2
Assembly Language Lecture 2Assembly Language Lecture 2
Assembly Language Lecture 2
Motaz Saad
 
Hardwired control
Hardwired controlHardwired control
Hardwired control
Siddique Ibrahim
 
Instruction Set Architecture
Instruction Set ArchitectureInstruction Set Architecture
Instruction Set Architecture
Dilum Bandara
 
Microprogram Control
Microprogram Control Microprogram Control
Microprogram Control
Anuj Modi
 
Types of instructions
Types of instructionsTypes of instructions
Types of instructions
ihsanjamil
 
Chapter 3 INSTRUCTION SET AND ASSEMBLY LANGUAGE PROGRAMMING
Chapter 3 INSTRUCTION SET AND ASSEMBLY LANGUAGE PROGRAMMINGChapter 3 INSTRUCTION SET AND ASSEMBLY LANGUAGE PROGRAMMING
Chapter 3 INSTRUCTION SET AND ASSEMBLY LANGUAGE PROGRAMMING
Frankie Jones
 
Instruction codes and computer registers
Instruction codes and computer registersInstruction codes and computer registers
Instruction codes and computer registers
Sanjeev Patel
 
Memory reference instruction
Memory reference instructionMemory reference instruction
Memory reference instruction
Sanjeev Patel
 
Instruction cycle
Instruction cycleInstruction cycle
Instruction cycle
Kumar
 
Timing and-control-unit
Timing and-control-unitTiming and-control-unit
Timing and-control-unit
Anuj Modi
 
Basic Computer Organization and Design
Basic Computer Organization and DesignBasic Computer Organization and Design
Basic Computer Organization and Design
mekind
 
Assembly Language Basics
Assembly Language BasicsAssembly Language Basics
Assembly Language Basics
Education Front
 
Assembly Language Lecture 1
Assembly Language Lecture 1Assembly Language Lecture 1
Assembly Language Lecture 1
Motaz Saad
 
Part I:Introduction to assembly language
Part I:Introduction to assembly languagePart I:Introduction to assembly language
Part I:Introduction to assembly language
Ahmed M. Abed
 
Computer organiztion5
Computer organiztion5Computer organiztion5
Computer organiztion5
Umang Gupta
 
Basic Computer Organization and Design
Basic Computer Organization and DesignBasic Computer Organization and Design
Basic Computer Organization and Design
Kamal Acharya
 
Assembly Language Lecture 2
Assembly Language Lecture 2Assembly Language Lecture 2
Assembly Language Lecture 2
Motaz Saad
 
Instruction Set Architecture
Instruction Set ArchitectureInstruction Set Architecture
Instruction Set Architecture
Dilum Bandara
 
Microprogram Control
Microprogram Control Microprogram Control
Microprogram Control
Anuj Modi
 
Ad

Similar to Computer instructions (20)

Instructionformatreport 110419102141-phpapp02
Instructionformatreport 110419102141-phpapp02Instructionformatreport 110419102141-phpapp02
Instructionformatreport 110419102141-phpapp02
Shivani Gautam
 
computer-instructions-130126022653-phpapp01.pptx
computer-instructions-130126022653-phpapp01.pptxcomputer-instructions-130126022653-phpapp01.pptx
computer-instructions-130126022653-phpapp01.pptx
AshokRachapalli1
 
Computer instruction(dp&co)
Computer instruction(dp&co)Computer instruction(dp&co)
Computer instruction(dp&co)
GowriLatha1
 
Instruction format
Instruction formatInstruction format
Instruction format
chauhankapil
 
Computer design
Computer designComputer design
Computer design
Pradeep Kumar TS
 
Programming with 8085.pptx
Programming with 8085.pptxProgramming with 8085.pptx
Programming with 8085.pptx
SachinKupade
 
Unit2pptx__2021_12wqeqw_27_08_56_15 (1).pptx
Unit2pptx__2021_12wqeqw_27_08_56_15 (1).pptxUnit2pptx__2021_12wqeqw_27_08_56_15 (1).pptx
Unit2pptx__2021_12wqeqw_27_08_56_15 (1).pptx
rutvikrathod2324
 
Coa presentation1
Coa presentation1Coa presentation1
Coa presentation1
rickypatel151
 
CAAL_CCSU_U1.pdf
CAAL_CCSU_U1.pdfCAAL_CCSU_U1.pdf
CAAL_CCSU_U1.pdf
salabhmehrotra
 
Chapter 2 Part2 A
Chapter 2 Part2 AChapter 2 Part2 A
Chapter 2 Part2 A
ececourse
 
Data representation _
Data representation                        _Data representation                        _
Data representation _
SwatiHans10
 
Part 1.pptx
Part 1.pptxPart 1.pptx
Part 1.pptx
zoubeirAungnoo
 
COMPUTER ORGANIZATION NOTES Unit 2
COMPUTER ORGANIZATION NOTES  Unit 2COMPUTER ORGANIZATION NOTES  Unit 2
COMPUTER ORGANIZATION NOTES Unit 2
Dr.MAYA NAYAK
 
Coding Schemes related dld lecture it is dld
Coding Schemes related dld lecture it is dldCoding Schemes related dld lecture it is dld
Coding Schemes related dld lecture it is dld
shayan03239
 
Mcs 012 soved assignment 2015-16
Mcs 012 soved assignment 2015-16Mcs 012 soved assignment 2015-16
Mcs 012 soved assignment 2015-16
Indira Gnadhi National Open University (IGNOU)
 
Lecture 7 Data Representation (1).pptx for computer organization and architec...
Lecture 7 Data Representation (1).pptx for computer organization and architec...Lecture 7 Data Representation (1).pptx for computer organization and architec...
Lecture 7 Data Representation (1).pptx for computer organization and architec...
nungogerald
 
Binary codes
Binary codesBinary codes
Binary codes
GargiKhanna1
 
Instruction format UJJWAL MATOLIYA.pptx
Instruction format UJJWAL MATOLIYA.pptxInstruction format UJJWAL MATOLIYA.pptx
Instruction format UJJWAL MATOLIYA.pptx
ujjwalmatoliya
 
Microprocessor instructions
Microprocessor instructionsMicroprocessor instructions
Microprocessor instructions
hepzijustin
 
Digital logic degin, Number system
Digital logic degin, Number systemDigital logic degin, Number system
Digital logic degin, Number system
Ashish Kumar Thakur
 
Instructionformatreport 110419102141-phpapp02
Instructionformatreport 110419102141-phpapp02Instructionformatreport 110419102141-phpapp02
Instructionformatreport 110419102141-phpapp02
Shivani Gautam
 
computer-instructions-130126022653-phpapp01.pptx
computer-instructions-130126022653-phpapp01.pptxcomputer-instructions-130126022653-phpapp01.pptx
computer-instructions-130126022653-phpapp01.pptx
AshokRachapalli1
 
Computer instruction(dp&co)
Computer instruction(dp&co)Computer instruction(dp&co)
Computer instruction(dp&co)
GowriLatha1
 
Instruction format
Instruction formatInstruction format
Instruction format
chauhankapil
 
Programming with 8085.pptx
Programming with 8085.pptxProgramming with 8085.pptx
Programming with 8085.pptx
SachinKupade
 
Unit2pptx__2021_12wqeqw_27_08_56_15 (1).pptx
Unit2pptx__2021_12wqeqw_27_08_56_15 (1).pptxUnit2pptx__2021_12wqeqw_27_08_56_15 (1).pptx
Unit2pptx__2021_12wqeqw_27_08_56_15 (1).pptx
rutvikrathod2324
 
Chapter 2 Part2 A
Chapter 2 Part2 AChapter 2 Part2 A
Chapter 2 Part2 A
ececourse
 
Data representation _
Data representation                        _Data representation                        _
Data representation _
SwatiHans10
 
COMPUTER ORGANIZATION NOTES Unit 2
COMPUTER ORGANIZATION NOTES  Unit 2COMPUTER ORGANIZATION NOTES  Unit 2
COMPUTER ORGANIZATION NOTES Unit 2
Dr.MAYA NAYAK
 
Coding Schemes related dld lecture it is dld
Coding Schemes related dld lecture it is dldCoding Schemes related dld lecture it is dld
Coding Schemes related dld lecture it is dld
shayan03239
 
Lecture 7 Data Representation (1).pptx for computer organization and architec...
Lecture 7 Data Representation (1).pptx for computer organization and architec...Lecture 7 Data Representation (1).pptx for computer organization and architec...
Lecture 7 Data Representation (1).pptx for computer organization and architec...
nungogerald
 
Instruction format UJJWAL MATOLIYA.pptx
Instruction format UJJWAL MATOLIYA.pptxInstruction format UJJWAL MATOLIYA.pptx
Instruction format UJJWAL MATOLIYA.pptx
ujjwalmatoliya
 
Microprocessor instructions
Microprocessor instructionsMicroprocessor instructions
Microprocessor instructions
hepzijustin
 
Digital logic degin, Number system
Digital logic degin, Number systemDigital logic degin, Number system
Digital logic degin, Number system
Ashish Kumar Thakur
 
Ad

More from Anuj Modi (18)

Android Technology
Android TechnologyAndroid Technology
Android Technology
Anuj Modi
 
Virtual memory
Virtual memoryVirtual memory
Virtual memory
Anuj Modi
 
Synchronous and-asynchronous-data-transfer
Synchronous and-asynchronous-data-transferSynchronous and-asynchronous-data-transfer
Synchronous and-asynchronous-data-transfer
Anuj Modi
 
Registers and-common-bus
Registers and-common-busRegisters and-common-bus
Registers and-common-bus
Anuj Modi
 
Ram and-rom-chips
Ram and-rom-chipsRam and-rom-chips
Ram and-rom-chips
Anuj Modi
 
Memory
MemoryMemory
Memory
Anuj Modi
 
Cache memory
Cache memoryCache memory
Cache memory
Anuj Modi
 
HTML Lesson 5-insert-and-align-graphics
HTML Lesson 5-insert-and-align-graphicsHTML Lesson 5-insert-and-align-graphics
HTML Lesson 5-insert-and-align-graphics
Anuj Modi
 
HTML Lesson 2-format-pages-and-text
HTML Lesson 2-format-pages-and-textHTML Lesson 2-format-pages-and-text
HTML Lesson 2-format-pages-and-text
Anuj Modi
 
HTML Lesson 1-create-a-home-page
HTML Lesson 1-create-a-home-pageHTML Lesson 1-create-a-home-page
HTML Lesson 1-create-a-home-page
Anuj Modi
 
Introduction to-dbms
Introduction to-dbmsIntroduction to-dbms
Introduction to-dbms
Anuj Modi
 
DBA
DBADBA
DBA
Anuj Modi
 
Data models
Data modelsData models
Data models
Anuj Modi
 
Architecture of-dbms-and-data-independence
Architecture of-dbms-and-data-independenceArchitecture of-dbms-and-data-independence
Architecture of-dbms-and-data-independence
Anuj Modi
 
Central Processing Unit User View
Central Processing Unit User ViewCentral Processing Unit User View
Central Processing Unit User View
Anuj Modi
 
Graphs In Data Structure
Graphs In Data StructureGraphs In Data Structure
Graphs In Data Structure
Anuj Modi
 
Graphs In Data Structure
Graphs In Data StructureGraphs In Data Structure
Graphs In Data Structure
Anuj Modi
 
B trees in Data Structure
B trees in Data StructureB trees in Data Structure
B trees in Data Structure
Anuj Modi
 
Android Technology
Android TechnologyAndroid Technology
Android Technology
Anuj Modi
 
Virtual memory
Virtual memoryVirtual memory
Virtual memory
Anuj Modi
 
Synchronous and-asynchronous-data-transfer
Synchronous and-asynchronous-data-transferSynchronous and-asynchronous-data-transfer
Synchronous and-asynchronous-data-transfer
Anuj Modi
 
Registers and-common-bus
Registers and-common-busRegisters and-common-bus
Registers and-common-bus
Anuj Modi
 
Ram and-rom-chips
Ram and-rom-chipsRam and-rom-chips
Ram and-rom-chips
Anuj Modi
 
Cache memory
Cache memoryCache memory
Cache memory
Anuj Modi
 
HTML Lesson 5-insert-and-align-graphics
HTML Lesson 5-insert-and-align-graphicsHTML Lesson 5-insert-and-align-graphics
HTML Lesson 5-insert-and-align-graphics
Anuj Modi
 
HTML Lesson 2-format-pages-and-text
HTML Lesson 2-format-pages-and-textHTML Lesson 2-format-pages-and-text
HTML Lesson 2-format-pages-and-text
Anuj Modi
 
HTML Lesson 1-create-a-home-page
HTML Lesson 1-create-a-home-pageHTML Lesson 1-create-a-home-page
HTML Lesson 1-create-a-home-page
Anuj Modi
 
Introduction to-dbms
Introduction to-dbmsIntroduction to-dbms
Introduction to-dbms
Anuj Modi
 
Architecture of-dbms-and-data-independence
Architecture of-dbms-and-data-independenceArchitecture of-dbms-and-data-independence
Architecture of-dbms-and-data-independence
Anuj Modi
 
Central Processing Unit User View
Central Processing Unit User ViewCentral Processing Unit User View
Central Processing Unit User View
Anuj Modi
 
Graphs In Data Structure
Graphs In Data StructureGraphs In Data Structure
Graphs In Data Structure
Anuj Modi
 
Graphs In Data Structure
Graphs In Data StructureGraphs In Data Structure
Graphs In Data Structure
Anuj Modi
 
B trees in Data Structure
B trees in Data StructureB trees in Data Structure
B trees in Data Structure
Anuj Modi
 

Computer instructions

  • 1. COMPUTER INSTRUCTIONS MANINDER KAUR [email protected] Maninder Kaur [email protected] www.eazynotes.com 1
  • 2. INSTRUCTION FORMAT An instruction format or instruction code is a group of bits used to perform a particular operation on the data stored in computer. Processor fetches an instruction from memory and decodes the bits to execute the instruction. Different computers may have their own instruction set. Maninder Kaur [email protected] www.eazynotes.com 2
  • 3. INSTRUCTION FORMAT Instruction code is divided into two parts namely operation code and address of data.  Operation code consisting group of bits to define an operation such as add, subtract, multiply etc. Maninder Kaur [email protected] www.eazynotes.com 3
  • 4. INSTRUCTION FORMAT In an instruction format:  First 12 bits (0-11) specify an address.  Next 3 bits specify operation code (opcode).  Left most bit specify the addressing mode I I = 0 for direct address I = 1 for indirect address Maninder Kaur [email protected] www.eazynotes.com 4
  • 5. TYPES OF INSTRUCTIONS The basic computer has three 16-bit instruction code formats: 1. Memory Reference Instructions 2. Register Reference Instructions 3. Input/Output Instructions Maninder Kaur [email protected] www.eazynotes.com 5
  • 6. Memory Reference Instructions In Memory reference instruction:  First 12 bits(0-11) specify an address.  Next 3 bits specify operation code (opcode).  Left most bit specify the addressing mode I I = 0 for direct address I = 1 for indirect address (Opcode = 000 through 111) Maninder Kaur [email protected] www.eazynotes.com 6
  • 7. Memory Reference Instructions In Memory reference instruction:  first 12 bits (0-11) specify an address.  The address field is denoted by three x’s (in hexadecimal notation) and is equivalent to 12-bit address.  The last mode bit of the instruction represents by symbol I.  When I = 0, the last four bits of an instruction have a hexadecimal digit equivalent from 0 to 6 since the last bit is zero (0).  When I = 1 the last four bits of an instruction have a hexadecimal digit equivalent from 8 to E since the last bit is one (1). Maninder Kaur [email protected] www.eazynotes.com 7
  • 8. Memory Reference Instructions Hexadecimal code Symbol I=0 I=1 Description AND 0xxx 8xxx AND memory word to AC ADD 1xxx 9xxx ADD memory word to AC LDA 2xxx Axxx LOAD Memory word to AC STA 3xxx Bxxx Store content of AC in memory BUN 4xxx Cxxx Branch unconditionally BSA 5xxx Dxxx Branch and save return address ISZ 6xxx Exxx Increment and Skip if zero Maninder Kaur [email protected] www.eazynotes.com 8
  • 9. Register Reference Instructions In Register Reference Instruction:  First 12 bits (0-11) specify the register operation.  The next three bits equals to 111 specify opcode.  The last mode bit of the instruction is 0.  Therefore, left most 4 bits are always 0111 which is equal to hexadecimal 7. Maninder Kaur [email protected] www.eazynotes.com 9
  • 10. Register Reference Instructions Symbol Hexadecimal code Description CLA 7800 Clear AC CLE 7400 Clear E CMA 7200 Complement AC CME 7100 Complement E CIR 7080 Circulate right AC and E CIL 7040 Circulate left AC and E INC 7020 Increment AC SPA 7010 Skip next instruction if AC positive SNA 7008 Skip next instruction is AC is negative SZA 7004 Skip next instruction is AC is 0 SZE 7002 Skip next instruction is E is 0 HLT 7001 Halt computer Maninder Kaur [email protected] www.eazynotes.com 10
  • 11. I/O Reference Instructions In I/O Reference Instruction:  First 12 bits (0-11) specify the I/O operation.  The next three bits equals to 111 specify opcode.  The last mode bit of the instruction is 1.  Therefore, left most 4 bits are always 1111 which is equal to hexadecimal F. Maninder Kaur [email protected] www.eazynotes.com 11
  • 12. I/O Reference Instructions Symbol Hexadecimal code Description INP F800 Input character to AC OUT F400 Output character from AC SKI F200 Skip on input flag SKO F100 Skip on Output flag ION F080 Interrupt on IOF F040 Interrupt off Maninder Kaur [email protected] www.eazynotes.com 12