ASIC Implementation of Triple Data Encryption Algorithm (3DES)

Aug 17, 2016Download as PPTX, PDF1 like759 views

The Triple DES Encryption is a data encryption algorithm which will be used to protect confidential data against unauthorized access. This algorithm can be used to encrypt and decrypt files, which applies the triple data encryption standard (3DES). The project is designed to enhance the security of data stored inside the devices. It enhances the privacy of the user and also able to protect user’s identity. Anyone who wants to read the data file inside the device needs to have the right keys in order to decrypt the file. Businesses may use it to protect corporate secrets, governments use it to secure classified information, and many individuals use it to protect personal information to guard against things like identity theft. The 3DES algorithm makes this design unique and important since it is hard to break. This project is more appropriate for an ASIC design because the project needed to be customized to implement a chip with application-specific logic for a particular use. This kind of task is more suitable for the ASIC rather than microcontroller since microcontroller usually needs more time delay and consumes much more power than ASIC design.The Triple DES Encryptor will track all bytes being transferred to a certain device and then applies bitwise operation for the encryption/decryption algorithm. FPGA will be used to off load the encryption algorithm onto the FPGA from the Atom/Linux, then the block that does the encryption will have to write over the Avalon bus to the FPGA.

Triple DES
Team members: Junjie Wang, Xiao Xiao, Zhuofan Li, Ming
Huen Lee
1

Overview - What is 3DES?
Users are able encrypt / decrypt data in a secure way
Prevent hacking into important data
Algorithm applies Data Encryption Standard (DES) 3 times
Ciphertext = EK3(DK2(EK1(plaintext)))
Each DES has 16 rounds of processing -> Encrypted with 56-bit key
Appropriate for ASIC design
Less time delay
Consume less power
Data will send through avalon bus to the FPGA 2

Fixed Success Criteria
1. Test benches exist for all top level components and the entire design. The test benches for the entire
design can be demonstrated or documented to cover all of the functional requirements given in the
design specific success criteria. (2 pts/Achieved)
2. Entire design synthesizes completely, without any inferred latches, timing arcs, and, sensitivity list
warnings (4 pts/Achieved)
3. Source and mapped version of the complete design behave the same for all test cases. The mapped
version simulates without timing errors except at time zero (2 pts/Achieved)
4. A complete IC layout is produced that passes all geometry and connectivity checks (2 pts)
5. The entire design complies with targets for area, pin count, throughput (if applicable), and clock rate.
(2pts)
6

Design Specific Success Criteria
1. Demonstrate by utilizing a know, working 3DES online tool that the output of the design both
encrypts and decrypts according to the 3DES algorithm. (1 point/Achieved)
2. Demonstrate by simulation of verilog test benches that the complete design is able to utilize
pipelining.(1 point/Achieved)
3. Demonstrate by simulation of verilog test benches that the complete design is able to successfully
implement 3DES encryption (2 points/Achieved)
4. Demonstrate by simulation of verilog test benches that the complete design is able to successfully
implement 3DES decryption. (2 points/Achieved)
5. Demonstrate that the complete design is able to dump data from atom to FPGA using C code for
Avalon-Bus. (2 points/Achieved)
11

Design Specific Success Criteria #1
2a 8d 69 de 9d 5f df f9 bd 0a ac 78 21 19 7f a4
Message
Key
Output
12

Design Specific Success Criteria #2
New data input every 8 clock cycles when dataready is high
13

Design Specific Success Criteria #2 cont.
Apply Triple DES algorithm using pipelining with same keys
Input data 1 Input data 2
Encrypted data 1 Encrypted data 2
Encrypted data 1 Encrypted data 2
Decrypted data 1 Decrypted data 2
14

Design Specific Success Criteria #3,4
Encryption & Decryption using three different keys.
Input data
Encrypted data
Encrypted data
Original data
15

Design Specific Success Criteria #5
Output
Input
Next_enable
16

Quartus Report
Area on the FPGA
FPGA CLOCK
17

Conclusion
Challenges:
Develop an efficient algorithm for pipelining process
FPGA (communication with atom)
Time Management
Approaches differently:
Use the SDRAM on the FPGA
Improvement:
Expand the key size of the Triple DES to make it more secure
18

Appendix: One Round of Processing in DES
19

Appendix: One Round of Processing in DES
20

Appendix: Key Schedule Algorithm (KSA)
23

The document discusses the simulation of a Triple Data Encryption Standard (Triple DES) circuit using VHDL. It provides background on Triple DES, describes the design and structure of the Triple DES circuit in VHDL, and presents the results of testing the encryption and decryption functions of the circuit through simulation. Testing showed the circuit correctly performed encryption and decryption on input data using the Triple DES algorithm. The design utilized some FPGA resources but would require a clock generator and RAM for implementation on an actual FPGA board.

Trible data encryption standard (3DES)Ahmed Mohamed Mahmoud

This document provides an overview of the Triple Data Encryption Standard (3DES). It first briefly describes the original Data Encryption Standard (DES) and its key components including the initial and final permutations, substitution boxes, and key schedule. It then explains that 3DES applies DES three times with three different keys to strengthen security by effectively doubling the key size to 112 bits. Simulations are included showing encryption and decryption using 3DES with equal and different keys.

Triple Data Encryption Standard (t-DES) Hardik Manocha

Class3ankitasinghbsc

This document provides an overview of cryptography concepts including: - Homework 1 is due on 1/18 and project 1 is due the next day - It reviews classical ciphers, modern symmetric ciphers like DES, and basic cryptography terminology - It describes the Feistel cipher structure used in DES, the DES algorithm details like key scheduling and rounds, and strengths and weaknesses of DES versus alternatives like AES and triple DES

Double DES & Triple DESHemant Sharma

Information and data security block cipher and the data encryption standard (...Mazin Alwaaly

Block ciphers like DES encrypt data in fixed-size blocks and use symmetric encryption keys. DES is a 64-bit block cipher that uses a 56-bit key. It employs a Feistel network structure with 16 rounds to provide diffusion and confusion of the plaintext block. Each round uses subkey-dependent substitution boxes and permutation functions. While DES was widely adopted, cryptanalysis techniques showed it could be broken with less than 256 tries, making the key size too short by modern standards.

Data Encryption Standard (DES)Haris Ahmed

- DES (Data Encryption Standard) is a symmetric block cipher algorithm that encrypts data in 64-bit blocks using a 56-bit key. It was the first encryption standard adopted by the U.S. government for protecting sensitive unclassified federal government information. - DES works by performing 16 rounds of complex substitutions and permutations on each data block, encrypting it using the key. It has various modes of operation like ECB, CBC, CFB, OFB, and CTR that specify how it operates on data. - In 1998, DES was broken using a brute force attack by the Electronic Frontier Foundation in just 3 days, showing the need for stronger algorithms like AES which replaced DES as the encryption standard

DES (Data Encryption Standard) pressentationsarhadisoftengg

This document discusses data encryption methods. It defines encryption as hiding information so it can only be accessed by those with the key. There are two main types: symmetric encryption uses one key, while asymmetric encryption uses two different but related keys. Encryption works by scrambling data using techniques like transposition, which rearranges the order, and substitution, which replaces parts with other values. The document specifically describes the Data Encryption Standard (DES) algorithm and the public key cryptosystem, which introduced the innovative approach of using different keys for encryption and decryption.

Data encryption standardchauhankapil

The document discusses the Data Encryption Standard (DES), which is a symmetric-key block cipher published by the National Institute of Standards and Technology (NIST). DES uses an initial and final permutation on data blocks, along with 16 rounds of permutations called Feistel rounds to encrypt data. It also discusses approaches for encrypting data using DES, such as making the last round different by removing the swapper, and how triple DES with three keys provides more security than double or single DES.

Data Encryption StandardAdri Jovin

block ciphersAsad Ali

Information and network security 18 modern techniques block ciphersVaibhav Khanna

Cryptographic Algorithms: DES and RSAaritraranjan

Secured algorithm for gsm encryption & decryptionTharindu Weerasinghe

This document describes Tharindu Weerasinghe's MSc research project on developing a hybrid cipher by combining a block cipher and a stream cipher. It summarizes the background on block ciphers like DES and stream ciphers like RC4. It then describes the researcher's algorithm that first encrypts plaintext using 3DES (a block cipher) and then RC4 (a stream cipher), and decrypts in the reverse order. The document discusses the benefits of combining ciphers and addresses some vulnerabilities of using block and stream ciphers individually. It also mentions the researcher implemented the algorithm in Java and measured encryption/decryption times.

symmetric key encryption algorithmsRashmi Burugupalli

Symmetric Key Encryption Algorithms can be categorized as stream ciphers or block ciphers. Block ciphers like the Data Encryption Standard (DES) operate on fixed-length blocks of bits, while stream ciphers process messages bit-by-bit. DES is an example of a block cipher that encrypts 64-bit blocks using a 56-bit key. International Data Encryption Algorithm (IDEA) is another block cipher that uses a 128-bit key and 64-bit blocks, employing addition and multiplication instead of XOR like DES. IDEA consists of 8 encryption rounds followed by an output transformation to generate the ciphertext from the plaintext and key.

A Tutorial on Linear and Differential Cryptanalysis by Howard M. HeysInformation Security Awareness Group

This document provides a tutorial on linear and differential cryptanalysis. It summarizes the attacks and applies them to a simple substitution-permutation network cipher as an example. The tutorial explains how to construct linear expressions to exploit the nonlinear properties of the cipher's S-boxes. It also introduces the "piling-up principle", which shows that combining independent biased variables results in a cumulative bias according to a simple formula. The overall goal is to provide an intuitive explanation of these cryptanalysis techniques for novice cryptanalysts.

Data encryption techniques and standardDr Sarika Jadhav

The document discusses various data encryption techniques and standards. It describes the Data Encryption Standard (DES) algorithm which uses a 64-bit block size and 56-bit key. It became the federal standard in 1976 but was replaced by the Advanced Encryption Standard (AES) in 2002. AES is a symmetric-key algorithm that operates on 128-bit blocks and has key sizes of 128, 192, or 256 bits. The document also briefly discusses steganography techniques for hiding messages in images, audio, video and text files.

Ch03 block-cipher-and-data-encryption-standardtarekiceiuk

This document summarizes Chapter 3 of the textbook "Cryptography and Network Security" by William Stallings. It discusses block ciphers and the Data Encryption Standard (DES). Specifically, it provides an overview of modern block ciphers and DES, including the history and design of DES, how it works using a Feistel cipher structure, and analyses of the strength and security of DES. It also covers differential cryptanalysis as an analytic attack against block ciphers like DES.

Symmetric encryptionDR RICHMOND ADEBIAYE

Next generation block ciphersRoman Oliynykov

Network Security Lec4Federal Urdu University

Modern symmetric cipherRupesh Mishra

This document discusses modern symmetric key algorithms. It describes stream ciphers and block ciphers, with RC4 and DES provided as examples. The concepts of confusion and diffusion are introduced. Modes of operation for block ciphers are defined, including ECB, CBC, CFB and OFB. DES encryption uses a 64-bit block size and 56-bit key, operating over 16 rounds of feistel network and key schedule. AES was selected to replace DES due to larger block size and key size, operating over 10 to 14 rounds of byte substitution, row shifting, column mixing and subkey addition. Symmetric key ciphers are fast but require secure key exchange and management to prevent repetition.

Ch03Joe Christensen

This document summarizes key concepts about block ciphers and the Data Encryption Standard (DES) cipher. It introduces block ciphers and how they operate on message blocks, describes the Feistel cipher structure and its design principles, and provides details on the DES algorithm including its history, design, encryption process, key schedule, and analysis of its security strengths and weaknesses over time. Differential and linear cryptanalysis attacks on block ciphers are also summarized.

RC 4 Sovan Paul

Unit 2KRAMANJANEYULU1

Block ciphers like DES encrypt data in blocks and use a symmetric key known to both the sender and receiver. The AES block cipher is commonly used today. It operates on 128-bit blocks and supports key sizes of 128, 192, or 256 bits. The AES algorithm consists of repeated rounds of substitutions, shifts, and XOR operations with a expanded key schedule. It was designed to improve upon DES by having stronger cryptography and being more computationally efficient.

CRYPTOGRAPHY & NETWOK SECURITY- Symmetric key CiphersJyothishmathi Institute of Technology and Science Karimnagar

Block Ciphers and the Data Encryption StandardDr.Florence Dayana

1. The document discusses network security and provides details about stream ciphers and block ciphers. It explains how each type of cipher works and provides examples of each. 2. Details are given about the Feistel cipher structure and how it provides diffusion and confusion through repeated rounds. The Data Encryption Standard (DES) algorithm is described as a prominent example of a Feistel cipher. 3. Principles of block cipher design are outlined, emphasizing the importance of number of rounds, design of the round function F, and the key schedule algorithm in providing security.

Chapter 3: Block Ciphers and the Data Encryption StandardShafaan Khaliq Bhatti

The document discusses the Data Encryption Standard (DES) cipher. It was the most widely used symmetric cipher but has been replaced by the Advanced Encryption Standard (AES). DES encrypts data in 64-bit blocks using a 56-bit key. It operates by applying an initial permutation to the plaintext block, dividing it into halves, and performing 16 rounds of substitution and permutation using 48-bit subkeys generated from the main key. Each round includes expanding, XORing with the subkey, and applying S-boxes and permutations to provide diffusion and confusion.

Aes (advance encryption standard) Sina Manavi

AES (Advanced Encryption Standard) is a symmetric block cipher algorithm that was adopted as a replacement for the DES (Data Encryption Standard) algorithm. AES is considered more secure than DES due to using a larger key size and being more computationally difficult to break. While AES is fast and reliable for encrypting files and documents, it is not suitable for encrypting communications due to the key exchange problem - for that, an asymmetric algorithm like RSA is typically used to securely exchange the AES key.

Web Mining & Text MiningHemant Sharma

Web mining is the application of data mining techniques to extract knowledge from web data, including web content, structure, and usage data. Web content mining analyzes text, images, and other unstructured data on web pages using natural language processing and information retrieval. Web structure mining examines the hyperlinks between pages to discover relationships. Web usage mining applies data mining methods to server logs and other web data to discover patterns of user behavior on websites. Text mining aims to extract useful information from unstructured text documents using techniques like summarization, information extraction, categorization, and sentiment analysis.

More Related Content

What's hot (20)

Data encryption standardchauhankapil

Data Encryption StandardAdri Jovin

block ciphersAsad Ali

Information and network security 18 modern techniques block ciphersVaibhav Khanna

Cryptographic Algorithms: DES and RSAaritraranjan

Secured algorithm for gsm encryption & decryptionTharindu Weerasinghe

symmetric key encryption algorithmsRashmi Burugupalli

A Tutorial on Linear and Differential Cryptanalysis by Howard M. HeysInformation Security Awareness Group

Data encryption techniques and standardDr Sarika Jadhav

Ch03 block-cipher-and-data-encryption-standardtarekiceiuk

Symmetric encryptionDR RICHMOND ADEBIAYE

Next generation block ciphersRoman Oliynykov

Network Security Lec4Federal Urdu University

Modern symmetric cipherRupesh Mishra

Ch03Joe Christensen

RC 4 Sovan Paul

Unit 2KRAMANJANEYULU1

CRYPTOGRAPHY & NETWOK SECURITY- Symmetric key CiphersJyothishmathi Institute of Technology and Science Karimnagar

Block Ciphers and the Data Encryption StandardDr.Florence Dayana

Chapter 3: Block Ciphers and the Data Encryption StandardShafaan Khaliq Bhatti

Data encryption standardchauhankapil

Data Encryption StandardAdri Jovin

block ciphersAsad Ali

Information and network security 18 modern techniques block ciphersVaibhav Khanna

Cryptographic Algorithms: DES and RSAaritraranjan

Secured algorithm for gsm encryption & decryptionTharindu Weerasinghe

symmetric key encryption algorithmsRashmi Burugupalli

A Tutorial on Linear and Differential Cryptanalysis by Howard M. HeysInformation Security Awareness Group

Data encryption techniques and standardDr Sarika Jadhav

Ch03 block-cipher-and-data-encryption-standardtarekiceiuk

Symmetric encryptionDR RICHMOND ADEBIAYE

Next generation block ciphersRoman Oliynykov

Network Security Lec4Federal Urdu University

Modern symmetric cipherRupesh Mishra

Ch03Joe Christensen

RC 4 Sovan Paul

Unit 2KRAMANJANEYULU1

CRYPTOGRAPHY & NETWOK SECURITY- Symmetric key CiphersJyothishmathi Institute of Technology and Science Karimnagar

Block Ciphers and the Data Encryption StandardDr.Florence Dayana

Chapter 3: Block Ciphers and the Data Encryption StandardShafaan Khaliq Bhatti

Viewers also liked (20)

Aes (advance encryption standard) Sina Manavi

Web Mining & Text MiningHemant Sharma

AesKunal Prajapati

The document discusses the Advanced Encryption Standard (AES) algorithm. AES is a symmetric block cipher that encrypts data in blocks of 128 bits using cipher keys of 128, 192, or 256 bits. It operates on a 4x4 column-major order state matrix through 10-14 rounds depending on the key size. Each round consists of four steps: byte substitution, shifting rows, mixing columns, and adding the round key. The key is expanded into a key schedule to derive a different round key for each round.

Idea(international data encryption algorithm)SAurabh PRajapati

The document discusses the International Data Encryption Algorithm (IDEA). It was developed in 1990 as a replacement for the Data Encryption Standard. IDEA is a symmetric block cipher that uses a 128-bit key to encrypt 64-bit blocks of plaintext into ciphertext. The key is divided into 52 subkeys that are used in 8 rounds of encryption/decryption operations involving XOR, addition, and multiplication. IDEA was used in PGP v2.0 and can encrypt sensitive data for applications like financial services, broadcasting, and government use.

AES-Advanced Encryption StandardPrince Rachit

DESNaga Srimanyu Timmaraju

DES was developed as a standard for communications and data protection by an IBM research team in response to a request from the National Bureau of Standards (now called NIST). DES uses the techniques of confusion and diffusion achieved through numerous permutations and the XOR operation. The basic DES process encrypts a 64-bit block using a 56-bit key over 16 complex rounds consisting of permutations and key-dependent calculations. Triple DES was developed as a more secure version of DES.

CryptographyHardik Sondagar

Electronic Codebook Book (ECB) encrypts each message block independently without chaining blocks together. This can reveal patterns in the ciphertext if the plaintext has repetitive blocks. Cipher Block Chaining (CBC) chains blocks together by XORing the previous ciphertext block with the current plaintext block before encryption. Counter (CTR) mode encrypts a counter value rather than feedback from previous blocks, allowing parallel encryption. These modes of operation can be used to encrypt data blocks securely depending on needs such as bulk encryption or streaming data.

Computer security module 2Deepak John

Hybrid elliptic curve cryptography using ant colonyقصي نسور

The document proposes a hybrid elliptic curve cryptography and ant colony optimization-based authentication system for cloud computing. It aims to provide better space complexity than RSA and improve security key management. The system uses elliptic curve cryptography for encryption and an ant colony optimization algorithm for key management. The ant colony optimization algorithm is used as an identification agent and target agent to authenticate users and prevent non-members. The proposed system is claimed to have better space complexity than RSA and improved optimality through the ant colony optimization-based key management technique.

Data Encryption StandardAmirul Wiramuda

The document discusses data encryption using the Data Encryption Standard (DES) and Triple DES (TDES) functionality in Spartan-II FPGAs. It describes how DES and TDES are commonly used encryption algorithms and how a FPGA-based solution from Xilinx and Xentec provides scalability, flexibility and performance for applications requiring data encryption. It also provides technical details on how the DES algorithm works using permutations, substitutions and XOR operations over multiple rounds to encrypt data blocks.

Presentation on Cryptography_Based on IEEE_PaperNithin Cv

The document summarizes a seminar report on a hybrid cryptography architecture that uses multiple cryptographic algorithms. It discusses Elliptic Curve Cryptography (ECC), Elliptic Curve Diffie-Hellman (ECDH), Elliptic Curve Digital Signature Algorithm (ECDSA), and Dual-RSA. ECC is used to encrypt data onto an elliptic curve. ECDH generates shared secret keys between two parties for use in symmetric encryption. ECDSA allows digital signatures using elliptic curve parameters. Dual-RSA improves decryption efficiency using the Chinese Remainder Theorem to split computations between prime factors p and q. The hybrid architecture combines the strengths of these algorithms to provide secure encryption, authentication, and key exchange.

Data encryption standardPrasad Prabhu

DES is a widely-used method of data encryption that uses a private key chosen from 72 quadrillion possible keys to encrypt 64-bit blocks of data using 16 rounds of operations. While DES is considered strong encryption, some use triple DES for additional security. In 1997, a cooperative effort of 14,000 computers broke a DES encrypted message by trying 18 quadrillion keys out of the 72 quadrillion possibilities. DES originated at IBM in 1977 and was adopted by the U.S. government but export was restricted due to security concerns, though free software is now widely available. NIST will not recertify DES and is accepting submissions for its AES replacement standard.

Implementation of-hybrid-cryptography-algorithmIjcem Journal

This document discusses the implementation of a hybrid cryptography algorithm combining DES and IDEA. It begins by providing background on encryption, key escrow schemes, and the need for stronger algorithms. It then separately describes DES and IDEA, including their structure, performance analysis, and types of cryptanalysis attacks they are susceptible to. The document proposes a new hybrid algorithm combining DES and IDEA to improve security and integrity.

Data encryption standard (des)Mecheko Sha

E comm jatinJatin Mandhyan

The document discusses various security threats in e-commerce. It begins by defining a threat as any person, object, or entity that poses a constant danger to an asset. It then categorizes different types of threats including acts of human error, espionage/trespassing, and network security goals of confidentiality, integrity, authentication, and availability. The document also discusses encryption techniques like symmetric, asymmetric, and digital signatures. It provides examples of symmetric algorithms such as DES, AES, and RSA for asymmetric encryption. Finally, it summarizes various cryptography-based protocols and applications used for e-commerce security.

Mona: Secure Multi-Owner Data Sharing for Dynamic Groups in the CloudShruthi Suresh

The document discusses secure multi-owner data sharing for dynamic groups in clouds. It outlines Mona, a scheme that uses dynamic broadcast encryption for access control and group signatures for authentication. Mona allows efficient revocation without updating other users' keys and supports anonymity and traceability. The document compares Mona to other schemes and finds Mona addresses issues around identity privacy and revocation more effectively. Future work aims to make Mona more reliable and scalable by handling failures of the group manager.

Unit V network management and securitysangusajjan

The document discusses symmetric encryption principles and algorithms. It covers the basic components of conventional encryption including plain text, encryption algorithms, keys, cipher text and decryption algorithms. It then describes common symmetric encryption algorithms like the Data Encryption Standard (DES) and the Advanced Encryption Standard (AES) which replaced DES. The document also discusses concepts like cryptanalysis, key distribution and the location of encryption devices.

Ch05Joe Christensen

- The document discusses the Advanced Encryption Standard (AES) and its selection as a replacement for the Data Encryption Standard (DES). It describes the selection process conducted by the National Institute of Standards and Technology (NIST). - Rijndael, designed by Vincent Rijmen and Joan Daemen, was selected as the AES after evaluation of 15 candidate algorithms. It uses 128/192/256-bit keys and 128-bit blocks. - The AES cipher, based on Rijndael, consists of 10-14 rounds depending on key size. Each round performs byte substitution, shift rows, mix columns, and adds a round key. It can be efficiently implemented in both software and hardware.

Advanced encryption standard (aes) epulAgate Studio

The Advanced Encryption Standard (AES) is a specification for encrypting electronic data established by the U.S. National Institute of Standards and Technology in 2001. AES is based on the Rijndael cipher developed by Belgian cryptographers Joan Daemen and Vincent Rijmen. AES encryption operates in rounds, with each round consisting of substeps like subbytes, shiftrow, mixcolumns, and addroundkey.

A hybrid cloud approach for secure authorized deduplication.prudhvikumar madithati

This document summarizes a project report on a hybrid cloud approach for secure authorized deduplication. The project aims to address duplicate data storage in cloud systems by supporting authorized duplicate checks across public and private clouds. It proposes a scheme that incurs minimal overhead compared to normal operations. The architecture involves users uploading files to the cloud after authentication, and an admin approving token requests and sending secret keys to access the files.

Aes (advance encryption standard) Sina Manavi

Web Mining & Text MiningHemant Sharma

AesKunal Prajapati

Idea(international data encryption algorithm)SAurabh PRajapati

AES-Advanced Encryption StandardPrince Rachit

DESNaga Srimanyu Timmaraju

CryptographyHardik Sondagar

Computer security module 2Deepak John

Hybrid elliptic curve cryptography using ant colonyقصي نسور

Data Encryption StandardAmirul Wiramuda

Presentation on Cryptography_Based on IEEE_PaperNithin Cv

Data encryption standardPrasad Prabhu

Implementation of-hybrid-cryptography-algorithmIjcem Journal

Data encryption standard (des)Mecheko Sha

E comm jatinJatin Mandhyan

Mona: Secure Multi-Owner Data Sharing for Dynamic Groups in the CloudShruthi Suresh

Unit V network management and securitysangusajjan

Ch05Joe Christensen

Advanced encryption standard (aes) epulAgate Studio

A hybrid cloud approach for secure authorized deduplication.prudhvikumar madithati

Similar to ASIC Implementation of Triple Data Encryption Algorithm (3DES) (20)

Module 2 network and computer securityDeepak John

Implementation of Cryptography Architecture with High Secure CoreIJMER

International Journal of Modern Engineering Research (IJMER) is Peer reviewed, online Journal. It serves as an international archival forum of scholarly research related to engineering and science education. International Journal of Modern Engineering Research (IJMER) covers all the fields of engineering and science: Electrical Engineering, Mechanical Engineering, Civil Engineering, Chemical Engineering, Computer Engineering, Agricultural Engineering, Aerospace Engineering, Thermodynamics, Structural Engineering, Control Engineering, Robotics, Mechatronics, Fluid Mechanics, Nanotechnology, Simulators, Web-based Learning, Remote Laboratories, Engineering Design Methods, Education Research, Students' Satisfaction and Motivation, Global Projects, and Assessment…. And many more.

Biomedical image transmission based on Modified feistal algorithmijcsit

This document presents a high-performance hardware implementation of a biomedical image encryption system using a modified Feistal algorithm. The encryption algorithm is based on DES with a novel key scheduling technique. The encrypted images are unintelligible but have high clarity when decrypted. The system is implemented on an FPGA and achieves an encryption rate of 35.5 Gbit/s. It uses different keys each clock cycle, making the encrypted images very difficult to break.

Introduction to FPGA accelerationMarco77328

Crypto Performance on ARM Cortex-M ProcessorsHannes Tschofenig

ate_full_paperRohit Gohil

1) The document describes an FPGA-based modular and generic automated test equipment (ATE) designed for testing a digital beam forming (DBF) unit. 2) The ATE uses a multi-FPGA, multi-card solution to emulate radar components like receivers and transmitters and test the DBF system at full operating speeds. 3) The ATE architecture is modular and scalable, allowing it to test DBF systems with varying numbers of receivers through reconfiguration of the FPGA designs.

Design and Implementation of Area Efficiency AES Algoritham with FPGA and ASICpaperpublications3

Abstract: A public domain encryption standard is subject to continuous, vigilant, expert cryptanalysis. AES is a symmetric encryption algorithm processing data in block of 128 bits. Under the influence of a key, a 128-bit block is encrypted by transforming it in a unique way into a new block of the same size. To implement AES Rijndael algorithm on FPGA using Verilog and synthesis using Xilinx, Plain text of 128 bit data is considered for encryption using Rijndael algorithm utilizing key. This encryption method is versatile used for military applications. The same key is used for decryption to recover the original 128 bit plain text. For high speed applications, the Non LUT based implementation of AES S-box and inverse S-box is preferred. Development of physical design of AES-128 bit is done using cadence SoC encounter. Performance evaluation of the physical design with respect to area, power, and time has been done. The core consumes 10.11 mW of power for the core area of 330100.742 μm2.

ResumeDeepak Anand

Deepak Anand Ravindran is seeking a full-time position in digital ASIC RTL design or verification. He has a Master's degree in Electrical Engineering from USC and a Bachelor's degree from NIT Trichy. He has work experience in memory circuit design at Dolphin Technology, chip validation and failure analysis at Broadcom, and digital and power embedded systems design at CDOT Alcatel-Lucent Research Center. His technical skills include Verilog, C, Perl, and digital design tools from Synopsys and Cadence. He has completed academic projects in memory controller design, ATPG, processor performance simulation, and network processor design.

Hari Krishna Vetsa ResumeHari Krishna

Hari Krishna Vetsa has over 2 years of experience in RTL design including timing analysis, verification, testing, debugging, and logic minimization. He has knowledge of Tomasulo processors, PCI, UART, AXI4, SPI, I2C protocols, cache coherency, DDR3, slack borrowing, time stealing, and non-linear/wave pipelining. He has implemented Verilog and VHDL designs for modulation modules and an SDR platform on Xilinx FPGAs. He holds a Masters in Electrical Engineering from USC with a GPA of 3.9.

IMPLEMENTATION OF AES AS A CUSTOM HARDWARE USING NIOS II PROCESSORacijjournal

This document describes the implementation of the Advanced Encryption Standard (AES) algorithm as a custom hardware accelerator connected to a Nios II processor system. AES was written in VHDL and connected to the Nios II system through GPIO pins. This allows AES operations to be controlled through C code in the Nios II IDE while running the AES algorithm in hardware, improving encryption speeds significantly compared to an all-software implementation. Synthesis results showed the hardware AES implementation reduced the number of clock cycles needed for encryption by over 99% compared to running AES solely in software on the Nios II processor.

AdaCore Paris Tech Day 2016: Fabien Chouteau - Making the Ada Drivers Libraryjamieayre

The document discusses the Ada Drivers Library, an open source project that provides Ada drivers for interfacing with peripherals on ARM microcontrollers. It aims to demonstrate how Ada's type safety, contract-based programming, and object-oriented features help write clean and reusable device drivers. The library supports various microcontrollers and boards, and provides drivers for peripherals like GPIOs, I2C, SPI, timers. It also includes examples of maker projects built with the library.

Cryptography and secure systemsVsevolod Stakhov

This document discusses how encryption performance and costs have improved over time due to new hardware, algorithms, and protocols. It analyzes the performance of AES-128-GCM, AES-256-GCM and ChaCha20-Poly1305 on CPUs from 2011 to 2013, showing significant throughput increases. It also discusses challenges in building secure systems, including backward compatibility issues, complex APIs, insecure defaults, and flaws in CBC mode and TLS protocol design. Finally, it presents opportunities like ChaCha20, DNS security methods, and opportunistic transport encryption to further improve security.

CV-A NaeemAbdul Naeem

Abdul Naeem is a hardware/software developer with experience in ASIC/SoC design, verification, and FPGA programming. He has worked on projects involving SystemVerilog and UVM testbenches, NoC-based multiprocessor systems, and microcontroller design. Naeem received his Ph.D. in Systems-on-Chip from KTH Royal Institute of Technology and has skills in C/C++, Verilog, VHDL, and FPGA tools like Quartus and Modelsim. He is currently a developer at Real Speed AB focusing on ASIC verification using SystemVerilog and UVM methodologies.

Design and Implementation of Area Efficiency AES Algoritham with FPGA and ASIC,paperpublications3

Track c-High speed transaction-based hw-sw coverification -evechiportal

The document discusses transaction-based hardware-software co-verification using emulation. It describes how traditional cycle-based co-verification is slow due to communication overhead between the testbench and emulator. Transaction-based co-verification improves speed by only synchronizing when required and allowing parallel execution. Transactors are used to convert high-level commands from the testbench to a bit-level protocol for the emulator. This allows emulation speeds of tens of MHz, orders of magnitude faster than cycle-based. An example transactor for a virtual memory is presented.

TiReX: Tiled Regular eXpression matching architectureNECST Lab @ Politecnico di Milano

TiReX is a tiled regular expression matching architecture developed by researchers at Politecnico di Milano. It uses a customized instruction set architecture implemented on an FPGA to compile regular expressions into low-level instructions and execute them in parallel across multiple processor cores. Evaluation shows it can match regular expressions over 37 times faster than software and over 100 times faster than a desktop CPU. The multi-core design allows flexible matching of multiple regular expressions over data in parallel.

Hardware Implementation of Algorithm for Cryptanalysisijcisjournal

Cryptanalysis of block ciphers involves massive computations which are independent of each other and can be instantiated simultaneously so that the solution space is explored at a faster rate. With the advent of low cost Field Programmable Gate Arrays (FPGA’s), building special purpose hardware for computationally intensive applications has now become possible. For this the Data Encryption Standard (DES) is used as a proof of concept. This paper presents the design for Hardware implementation of DES cryptanalysis on FPGA using exhaustive key search. Two architectures viz. Rolled and Unrolled DES architecture are compared and based on experimental result the Rolled architecture is implemented on FPGA. The aim of this work is to make cryptanalysis faster and better.

Dsp lab manual 15 11-2016Gopinath.B.L Naidu

This document provides information about a digital signal processing laboratory manual, including: - An index listing 12 experiments covering topics like DSP chip architecture, linear and circular convolution, FIR and IIR filter design, FFT implementation, frequency response analysis, and power spectral density computation. - General instructions for successfully completing experiments within the 3-hour laboratory period and guidance for laboratory reports. - Procedures for working with MATLAB and Code Composer Studio software to execute experiments and programs on a DSP processor. - An introduction to digital signal processors and an overview of the architecture of the TMS320C67xx DSP chip used, including its CPU, memory, peripherals, and advanced parallel processing capabilities

IMAGE CAPTURE, PROCESSING AND TRANSFER VIA ETHERNET UNDER CONTROL OF MATLAB G...Christopher Diamantopoulos

Performance Optimization of Deep Learning Frameworks Caffe* and Tensorflow* f...Intel® Software

Module 2 network and computer securityDeepak John

Implementation of Cryptography Architecture with High Secure CoreIJMER

Biomedical image transmission based on Modified feistal algorithmijcsit

Introduction to FPGA accelerationMarco77328

Crypto Performance on ARM Cortex-M ProcessorsHannes Tschofenig

ate_full_paperRohit Gohil

Design and Implementation of Area Efficiency AES Algoritham with FPGA and ASICpaperpublications3

ResumeDeepak Anand

Hari Krishna Vetsa ResumeHari Krishna

IMPLEMENTATION OF AES AS A CUSTOM HARDWARE USING NIOS II PROCESSORacijjournal

AdaCore Paris Tech Day 2016: Fabien Chouteau - Making the Ada Drivers Libraryjamieayre

Cryptography and secure systemsVsevolod Stakhov

CV-A NaeemAbdul Naeem

Design and Implementation of Area Efficiency AES Algoritham with FPGA and ASIC,paperpublications3

Track c-High speed transaction-based hw-sw coverification -evechiportal

TiReX: Tiled Regular eXpression matching architectureNECST Lab @ Politecnico di Milano

Hardware Implementation of Algorithm for Cryptanalysisijcisjournal

Dsp lab manual 15 11-2016Gopinath.B.L Naidu

IMAGE CAPTURE, PROCESSING AND TRANSFER VIA ETHERNET UNDER CONTROL OF MATLAB G...Christopher Diamantopoulos

Performance Optimization of Deep Learning Frameworks Caffe* and Tensorflow* f...Intel® Software

Recently uploaded (20)

Lidar for Autonomous Driving, LiDAR Mapping for Driverless Cars.pptxRishavKumar530754

Explainable-Artificial-Intelligence-XAI-A-Deep-Dive (1).pptxMahaveerVPandit

Resistance measurement and cfd test on darpa subboff modelINDIAN INSTITUTE OF TECHNOLOGY KHARAGPUR

The Gaussian Process Modeling Module in UQLabJournal of Soft Computing in Civil Engineering

We introduce the Gaussian process (GP) modeling module developed within the UQLab software framework. The novel design of the GP-module aims at providing seamless integration of GP modeling into any uncertainty quantification workflow, as well as a standalone surrogate modeling tool. We first briefly present the key mathematical tools on the basis of GP modeling (a.k.a. Kriging), as well as the associated theoretical and computational framework. We then provide an extensive overview of the available features of the software and demonstrate its flexibility and user-friendliness. Finally, we showcase the usage and the performance of the software on several applications borrowed from different fields of engineering. These include a basic surrogate of a well-known analytical benchmark function; a hierarchical Kriging example applied to wind turbine aero-servo-elastic simulations and a more complex geotechnical example that requires a non-stationary, user-defined correlation function. The GP-module, like the rest of the scientific code that is shipped with UQLab, is open source (BSD license).

15th International Conference on Computer Science, Engineering and Applicatio...IJCSES Journal

introduction to machine learining for beginersJoydebSheet

Raish Khanji GTU 8th sem Internship Report.pdfRaishKhanji

This report details the practical experiences gained during an internship at Indo German Tool Room, Ahmedabad. The internship provided hands-on training in various manufacturing technologies, encompassing both conventional and advanced techniques. Significant emphasis was placed on machining processes, including operation and fundamental understanding of lathe and milling machines. Furthermore, the internship incorporated modern welding technology, notably through the application of an Augmented Reality (AR) simulator, offering a safe and effective environment for skill development. Exposure to industrial automation was achieved through practical exercises in Programmable Logic Controllers (PLCs) using Siemens TIA software and direct operation of industrial robots utilizing teach pendants. The principles and practical aspects of Computer Numerical Control (CNC) technology were also explored. Complementing these manufacturing processes, the internship included extensive application of SolidWorks software for design and modeling tasks. This comprehensive practical training has provided a foundational understanding of key aspects of modern manufacturing and design, enhancing the technical proficiency and readiness for future engineering endeavors.

Artificial Intelligence introduction.pptxDrMarwaElsherif

Smart_Storage_Systems_Production_Engineering.pptxrushikeshnavghare94

Introduction to FLUID MECHANICS & KINEMATICSnarayanaswamygdas

Fluid mechanics is the branch of physics concerned with the mechanics of fluids (liquids, gases, and plasmas) and the forces on them. Originally applied to water (hydromechanics), it found applications in a wide range of disciplines, including mechanical, aerospace, civil, chemical, and biomedical engineering, as well as geophysics, oceanography, meteorology, astrophysics, and biology. It can be divided into fluid statics, the study of various fluids at rest, and fluid dynamics. Fluid statics, also known as hydrostatics, is the study of fluids at rest, specifically when there's no relative motion between fluid particles. It focuses on the conditions under which fluids are in stable equilibrium and doesn't involve fluid motion. Fluid kinematics is the branch of fluid mechanics that focuses on describing and analyzing the motion of fluids, such as liquids and gases, without considering the forces that cause the motion. It deals with the geometrical and temporal aspects of fluid flow, including velocity and acceleration. Fluid dynamics, on the other hand, considers the forces acting on the fluid. Fluid dynamics is the study of the effect of forces on fluid motion. It is a branch of continuum mechanics, a subject which models matter without using the information that it is made out of atoms; that is, it models matter from a macroscopic viewpoint rather than from microscopic. Fluid mechanics, especially fluid dynamics, is an active field of research, typically mathematically complex. Many problems are partly or wholly unsolved and are best addressed by numerical methods, typically using computers. A modern discipline, called computational fluid dynamics (CFD), is devoted to this approach. Particle image velocimetry, an experimental method for visualizing and analyzing fluid flow, also takes advantage of the highly visual nature of fluid flow. Fundamentally, every fluid mechanical system is assumed to obey the basic laws : Conservation of mass Conservation of energy Conservation of momentum The continuum assumption For example, the assumption that mass is conserved means that for any fixed control volume (for example, a spherical volume)—enclosed by a control surface—the rate of change of the mass contained in that volume is equal to the rate at which mass is passing through the surface from outside to inside, minus the rate at which mass is passing from inside to outside. This can be expressed as an equation in integral form over the control volume. The continuum assumption is an idealization of continuum mechanics under which fluids can be treated as continuous, even though, on a microscopic scale, they are composed of molecules. Under the continuum assumption, macroscopic (observed/measurable) properties such as density, pressure, temperature, and bulk velocity are taken to be well-defined at "infinitesimal" volume elements—small in comparison to the characteristic length scale of the system, but large in comparison to molecular length scale

LECTURE-16 EARTHEN DAM - II.pptx it's usesCLokeshBehera123

Mathematical foundation machine learning.pdfTalhaShahid49

Introduction to Zoomlion Earthmoving.pptxAS1920

Level 1-Safety.pptx Presentation of Electrical SafetyJoseAlbertoCariasDel

Main cotrol jdbjbdcnxbjbjzjjjcjicbjxbcjcxbjcxbSunilSingh610661

RICS Membership-(The Royal Institution of Chartered Surveyors).pdfMohamedAbdelkader115

Degree_of_Automation.pdf for Instrumentation and industrial specialistshreyabhosale19

Machine learning project on employee attrition detection using (2).pptxrajeswari89780

IntroSlides-April-BuildWithAI-VertexAI.pdfLuiz Carneiro

211421893-M-Tech-CIVIL-Structural-Engineering-pdf.pdfinmishra17121973

Lidar for Autonomous Driving, LiDAR Mapping for Driverless Cars.pptxRishavKumar530754

Explainable-Artificial-Intelligence-XAI-A-Deep-Dive (1).pptxMahaveerVPandit

Resistance measurement and cfd test on darpa subboff modelINDIAN INSTITUTE OF TECHNOLOGY KHARAGPUR

The Gaussian Process Modeling Module in UQLabJournal of Soft Computing in Civil Engineering

15th International Conference on Computer Science, Engineering and Applicatio...IJCSES Journal

introduction to machine learining for beginersJoydebSheet

Raish Khanji GTU 8th sem Internship Report.pdfRaishKhanji

Artificial Intelligence introduction.pptxDrMarwaElsherif

Smart_Storage_Systems_Production_Engineering.pptxrushikeshnavghare94

Introduction to FLUID MECHANICS & KINEMATICSnarayanaswamygdas

LECTURE-16 EARTHEN DAM - II.pptx it's usesCLokeshBehera123

Mathematical foundation machine learning.pdfTalhaShahid49

Introduction to Zoomlion Earthmoving.pptxAS1920

Level 1-Safety.pptx Presentation of Electrical SafetyJoseAlbertoCariasDel

Main cotrol jdbjbdcnxbjbjzjjjcjicbjxbcjcxbjcxbSunilSingh610661

RICS Membership-(The Royal Institution of Chartered Surveyors).pdfMohamedAbdelkader115

Degree_of_Automation.pdf for Instrumentation and industrial specialistshreyabhosale19

Machine learning project on employee attrition detection using (2).pptxrajeswari89780

IntroSlides-April-BuildWithAI-VertexAI.pdfLuiz Carneiro

211421893-M-Tech-CIVIL-Structural-Engineering-pdf.pdfinmishra17121973

ASIC Implementation of Triple Data Encryption Algorithm (3DES)

1. Triple DES Team members: Junjie Wang, Xiao Xiao, Zhuofan Li, Ming Huen Lee 1

2. Overview - What is 3DES? Users are able encrypt / decrypt data in a secure way Prevent hacking into important data Algorithm applies Data Encryption Standard (DES) 3 times Ciphertext = EK3(DK2(EK1(plaintext))) Each DES has 16 rounds of processing -> Encrypted with 56-bit key Appropriate for ASIC design Less time delay Consume less power Data will send through avalon bus to the FPGA 2

3. System Design 3

4. Operation Flow Chart 4

5. System Architecture 5

6. Fixed Success Criteria 1. Test benches exist for all top level components and the entire design. The test benches for the entire design can be demonstrated or documented to cover all of the functional requirements given in the design specific success criteria. (2 pts/Achieved) 2. Entire design synthesizes completely, without any inferred latches, timing arcs, and, sensitivity list warnings (4 pts/Achieved) 3. Source and mapped version of the complete design behave the same for all test cases. The mapped version simulates without timing errors except at time zero (2 pts/Achieved) 4. A complete IC layout is produced that passes all geometry and connectivity checks (2 pts) 5. The entire design complies with targets for area, pin count, throughput (if applicable), and clock rate. (2pts) 6

7. Fixed Criteria 1 & 2 7

8. Fixed Criteria 3 8

9. Fixed Criteria 4 9

10. Fixed Criteria 5 10

11. Design Specific Success Criteria 1. Demonstrate by utilizing a know, working 3DES online tool that the output of the design both encrypts and decrypts according to the 3DES algorithm. (1 point/Achieved) 2. Demonstrate by simulation of verilog test benches that the complete design is able to utilize pipelining.(1 point/Achieved) 3. Demonstrate by simulation of verilog test benches that the complete design is able to successfully implement 3DES encryption (2 points/Achieved) 4. Demonstrate by simulation of verilog test benches that the complete design is able to successfully implement 3DES decryption. (2 points/Achieved) 5. Demonstrate that the complete design is able to dump data from atom to FPGA using C code for Avalon-Bus. (2 points/Achieved) 11

12. Design Specific Success Criteria #1 2a 8d 69 de 9d 5f df f9 bd 0a ac 78 21 19 7f a4 Message Key Output 12

13. Design Specific Success Criteria #2 New data input every 8 clock cycles when dataready is high 13

14. Design Specific Success Criteria #2 cont. Apply Triple DES algorithm using pipelining with same keys Input data 1 Input data 2 Encrypted data 1 Encrypted data 2 Encrypted data 1 Encrypted data 2 Decrypted data 1 Decrypted data 2 14

15. Design Specific Success Criteria #3,4 Encryption & Decryption using three different keys. Input data Encrypted data Encrypted data Original data 15

16. Design Specific Success Criteria #5 Output Input Next_enable 16

17. Quartus Report Area on the FPGA FPGA CLOCK 17

18. Conclusion Challenges: Develop an efficient algorithm for pipelining process FPGA (communication with atom) Time Management Approaches differently: Use the SDRAM on the FPGA Improvement: Expand the key size of the Triple DES to make it more secure 18

19. Appendix: One Round of Processing in DES 19

20. Appendix: One Round of Processing in DES 20

21. Appendix: 16 Rounds DES 21

22. Appendix: 16 Rounds DES 22

23. Appendix: Key Schedule Algorithm (KSA) 23

ASIC Implementation of Triple Data Encryption Algorithm (3DES)

Recommended

More Related Content

What's hot (20)

Viewers also liked (20)

Similar to ASIC Implementation of Triple Data Encryption Algorithm (3DES) (20)

Recently uploaded (20)

ASIC Implementation of Triple Data Encryption Algorithm (3DES)