SlideShare a Scribd company logo
DIGITAL FILTERS Source: ANALOG DEVICES  Part1:Finite Impulse Response (FIR) Filters
Introduction Purpose This module introduce the  technology of Finite Impulse Response (FIR) Filters. Outline Introduce the technology of Digital Filters. Introduce the technology of Finite Impulse Response (FIR) Filters. Contents 32 pages Duration 20 Minutes
Digital Filtering
Digital vs. Analog Filtering
Frequency Response Comparison
Processing Requirements Signal Bandwidth = fa Sampling Frequency fs > 2fa Sampling Period = 1 / fs Filter Computational Time + Overhead < Sampling Period Depends on Number of Taps Speed of DSP Multiplication-Accumulates (MACs) Efficiency of DSP Circular Buffering Zero Overhead Looping
Types Of Digital Filters Moving   Average Finite   Impulse   Response   (FIR) Linear   Phase Easy   to   Design Computationally   Intensive Infinite   Impulse   Response   (IIR) Based   on   Classical   Analog   Filters Computationally   Efficient Lattice   Filters   (Can   be   FIR   or   IIR) Adaptive   Filters
4-point Moving Average Filter
Calculating Output Of 4-point Moving Average Filter
4-tap Moving Average Filter Step Response
Moving Average Filter Response To Noise Superimposed On Step Input
Moving Average Filter Frequency Response
N-tap Finite Impulse Response (FIR) Filter
Simplified Filter Notations
Calculating Outputs Of 4-tap FIR Filter  Using A Circular Buffer
Pseudocode For FIR Filter Program Using A DSP With Circular Buffering 1. Obtain sample from ADC (typically interrupt driven) 2. Move sample into input signal’s circular buffer 3. Update the pointer for the input signal’s circular buffer 4. Zero the accumulator 5. Implement filter (control the loop through each of the coefficients) 6. Fetch the coefficient from the coefficient’s circular buffer 7. Update the pointer for the coefficient’s circular buffer 8. Fetch the sample from the input signal’s circular buffer 9. Update the pointer for the input signal’s circular buffer 10. Multiply the coefficient by the sample 11. Add the product to the accumulator 12. Move the filtered sample to the DAC
ADSP-21XX FIR Filter Assembly Code (Single Precision)
Characteristics of FIR Filters Impulse Response has a Finite Duration (N Cycles) Linear Phase, Constant Group Delay (N Must be Odd) No Analog Equivalent Unconditionally Stable Can be Adaptive Computational Advantages when Decimating Output Easy to Understand and Design Windowed-Sinc Method Fourier Series Expansion with Windowing Frequency Sampling Using Inverse FFT - Arbitrary Frequency Response Parks-McClellan Program with Remez Exchange Algorithm
FIR Filter Impulse Response Determines The Filter Coefficients
Duality Of Time And Frequency
FIR Filter Design Using The Windowed-sinc Method
FIR Filter Design  Using Fourier Series Method With Windowing Specify   H(f) Expand   H(f)   in   a   Fourier   series:   The   Fourier   series   coefficients   are   the   coefficients   of   the   FIR   filter,   h(m),   and   its   Impulse   Response Truncate   the   Impulse   Response   to   N   points   (taps) Apply   a   suitable   Window   function   to   h(m)   to   smooth   the   effects   of   truncation Lacks   precise   control   of   cutoff   frequency;   Highly   dependent   on   Window   function
Frequency Sampling Method for FIR Filters With Arbitrary Frequency Response Specify H(k) as a Finite Number of Spectral Points Spread Uniformly Between 0 and 0.5fs (512 Usually Sufficient) Specify Phase Points (Can Make Equal to Zero) Convert Rectangular Form (Real + Imaginary)  Take the Complex Inverse FFT of H(k) Array to Obtain the Impulse Response Truncate the Impulse Response to N Points Apply a suitable Window function to h(m) to smooth the effects of Truncation Test Filter Design and Modify if Necessary CAD Design Techniques More Suitable for Lowpass, Highpass, Bandpass, or Bandstop Filters
FIR CAD Techniques:  Parks Mcclellan Program With Remez Exchange Algorithm
Parks Mcclellan Equiripple FIR Filter Design: Program Inputs
FIR Filter Program Outputs
FIR Design Example: Frequency Response
FIR Filter Design Example: Step Response
FIR Design Example: Impulse Response (Filter Coefficients)
Design Example Using ADSP-2189M: Processor Time for 69-TAP FIR Filter Sampling   Frequency   fs   =   44.1kSPS Sampling   Interval   =   1   /   fs   =   22.7μs Number   of   Filter   Taps,   N   =   69 Number   of   Required   Instructions   =   N   +   5   =   74 Processing   Time   /   Instruction   =   13.3ns   (75MIPS)   (ADSP-2189M) Total   Processing   Time   =   74×13.3ns   =   984ns Total   Processing   Time   <   Sampling   Interval   with   22.7μs   –   0.984μs   =   21.7μs   for   Other   Operations Increase   Sampling   Frequency   to   1MHz Use   Slower   DSP   (3.3MIPS) Add   More   Filter   Taps   (Up   to   N   =   1700)
Designing Highpass Filters using Lowpass Filter Impulse Response Spectral   Inversion   Technique: Design   Lowpass   Filter   (Linear   Phase,   N   odd) Change   the   Sign   of   Each   Coefficient   in   the   Impulse   Response,   h(m) Add   1   to   the   Coefficient   at   the   Center   of   Symmetry Spectral   Reversal   Technique: Design   Lowpass   Filter Change   the   Sign   of   Every   Other   Coefficient   in   the   Impulse   Response,   h(m) This   Reverses   the   Frequency   Domain   left-for-right:   0   becomes   0.5,   and   0.5   becomes   0;   i.e.,   if   the   cutoff   frequency   of   the   lowpass   filter   is   0.2,   the   cutoff   of   the   resulting   highpass   filter   is   0.3
Bandpass and Bandstop Filters Designed from Lowpass and Highpass Filters
Additional Resource For ordering the ADSP-21xx, please click the part list or Call our sales hotline For additional inquires contact our technical service hotline For more product information go to http://www.analog.com/en/embedded-processing-dsp/adsp-21xx/processors/index.html Newark Farnell

More Related Content

What's hot (20)

PDF
4.5 equalizers and its types
JAIGANESH SEKAR
 
PDF
Actel fpga
Anish Gupta
 
PPTX
Windowing ofdm
Sreeram Reddy
 
PPTX
Chebyshev filter
MOHAMMAD AKRAM
 
PPT
Chapter 03 cyclic codes
Manoj Krishna Yadavalli
 
PPTX
Overview of sampling
Sagar Kumar
 
PPT
Hilbert
honkahonka
 
PPTX
Introduction to equalization
Harshit Srivastava
 
PPTX
Complex Programmable Logic Device (CPLD) Architecture and Its Applications
elprocus
 
PPTX
Sampling theorem
Shanu Bhuvana
 
PPT
digital filters
prashant singh
 
PPTX
Windowing techniques of fir filter design
Rohan Nagpal
 
PPTX
FILTER DESIGN
naimish12
 
PPT
Multipliers in VLSI
Kiranmai Sony
 
PDF
DSP_2018_FOEHU - Lec 03 - Discrete-Time Signals and Systems
Amr E. Mohamed
 
PPT
Introduction to DSP.ppt
Dr.YNM
 
PPTX
Fir filter design using windows
Sarang Joshi
 
PPTX
M ary psk modulation
Ahmed Diaa
 
PPTX
Radar Systems- Unit-II : CW and Frequency Modulated Radar
VenkataRatnam14
 
4.5 equalizers and its types
JAIGANESH SEKAR
 
Actel fpga
Anish Gupta
 
Windowing ofdm
Sreeram Reddy
 
Chebyshev filter
MOHAMMAD AKRAM
 
Chapter 03 cyclic codes
Manoj Krishna Yadavalli
 
Overview of sampling
Sagar Kumar
 
Hilbert
honkahonka
 
Introduction to equalization
Harshit Srivastava
 
Complex Programmable Logic Device (CPLD) Architecture and Its Applications
elprocus
 
Sampling theorem
Shanu Bhuvana
 
digital filters
prashant singh
 
Windowing techniques of fir filter design
Rohan Nagpal
 
FILTER DESIGN
naimish12
 
Multipliers in VLSI
Kiranmai Sony
 
DSP_2018_FOEHU - Lec 03 - Discrete-Time Signals and Systems
Amr E. Mohamed
 
Introduction to DSP.ppt
Dr.YNM
 
Fir filter design using windows
Sarang Joshi
 
M ary psk modulation
Ahmed Diaa
 
Radar Systems- Unit-II : CW and Frequency Modulated Radar
VenkataRatnam14
 

Viewers also liked (20)

PDF
Basics of Digital Filters
op205
 
PDF
Design of FIR filters
op205
 
PPT
Fir and iir filter_design
shrinivasgnaik
 
PDF
Design of IIR filters
op205
 
PPTX
Filters
Priya_Srivastava
 
PPT
Digital Filters Part 2
Premier Farnell
 
PDF
Implementation of Digital Filters
op205
 
PPTX
Fir filter design (windowing technique)
Bin Biny Bino
 
PPT
Fir filter_utkarsh_kulshrestha
Utkarsh Kulshrestha
 
PPT
Dsp lecture vol 4 digital filters
সিরাজুম মুনীর পারভেজ
 
PDF
Dsp U Lec08 Fir Filter Design
taha25
 
PPTX
Butterworth filter design
Sushant Shankar
 
PPT
Chapter14
shervin shokri
 
PPTX
Design of FIR Filters
Aranya Sarkar
 
DOCX
Digital filter design using VHDL
Arko Das
 
PDF
Digital Signal Processing-Digital Filters
Nelson Anand
 
PDF
Dsp U Lec07 Realization Of Discrete Time Systems
taha25
 
PDF
Dsp U Lec09 Iir Filter Design
taha25
 
PDF
Design of Optimal Linear Phase FIR High Pass Filter using Improved Particle S...
IDES Editor
 
PDF
Digital multimeter-htc-23
guest1471817
 
Basics of Digital Filters
op205
 
Design of FIR filters
op205
 
Fir and iir filter_design
shrinivasgnaik
 
Design of IIR filters
op205
 
Digital Filters Part 2
Premier Farnell
 
Implementation of Digital Filters
op205
 
Fir filter design (windowing technique)
Bin Biny Bino
 
Fir filter_utkarsh_kulshrestha
Utkarsh Kulshrestha
 
Dsp U Lec08 Fir Filter Design
taha25
 
Butterworth filter design
Sushant Shankar
 
Chapter14
shervin shokri
 
Design of FIR Filters
Aranya Sarkar
 
Digital filter design using VHDL
Arko Das
 
Digital Signal Processing-Digital Filters
Nelson Anand
 
Dsp U Lec07 Realization Of Discrete Time Systems
taha25
 
Dsp U Lec09 Iir Filter Design
taha25
 
Design of Optimal Linear Phase FIR High Pass Filter using Improved Particle S...
IDES Editor
 
Digital multimeter-htc-23
guest1471817
 
Ad

Similar to Digital Filters Part 1 (20)

PDF
DSP_FOEHU - Lec 07 - Digital Filters
Amr E. Mohamed
 
PPTX
dsp dip.pptx
ssuserda6eba1
 
PDF
dsp-1.pdf
TB107thippeswamyM
 
PDF
IJERD (www.ijerd.com) International Journal of Engineering Research and Devel...
IJERD Editor
 
PPTX
SignalDecompositionTheory.pptx
PriyankaDarshana
 
PPTX
DSP lec 9 Digital Filters and its types ppt
MohammadAmeen52
 
PPT
It is a image pro ppt for image enhancement
Sumit457840
 
PPTX
design of sampling filter
Anuj Arora
 
PDF
Digital anti aliasing filter
Deahyun Kim
 
PDF
Performance Analysis and Simulation of Decimator for Multirate Applications
IJEEE
 
PDF
Multirate signal processing and decimation interpolation
ransherraj
 
PPTX
Finite Impulse Response Band Pass Filter
Saptarshi Mazumdar
 
PPTX
Digital signal processing realization of FIR filters
MehalanMehi
 
PPT
Introduction to adaptive filtering and its applications.ppt
debeshidutta2
 
PPTX
Discrete time signal processing unit-2
selvalakshmi24
 
PDF
Synchronous Time / Frequency Domain Measurements Using a Digital Oscilloscope...
Rohde & Schwarz North America
 
PDF
Analysis of different FIR Filter Design Method in terms of Resource Utilizati...
ijsrd.com
 
PPTX
INDUSTRIAL TRAINING REPORT
ABHISHEK DABRAL
 
PPT
1 digital filters (fir)
Ahmed A. Thabit
 
PDF
DSP_2018_FOEHU - Lec 06 - FIR Filter Design
Amr E. Mohamed
 
DSP_FOEHU - Lec 07 - Digital Filters
Amr E. Mohamed
 
dsp dip.pptx
ssuserda6eba1
 
IJERD (www.ijerd.com) International Journal of Engineering Research and Devel...
IJERD Editor
 
SignalDecompositionTheory.pptx
PriyankaDarshana
 
DSP lec 9 Digital Filters and its types ppt
MohammadAmeen52
 
It is a image pro ppt for image enhancement
Sumit457840
 
design of sampling filter
Anuj Arora
 
Digital anti aliasing filter
Deahyun Kim
 
Performance Analysis and Simulation of Decimator for Multirate Applications
IJEEE
 
Multirate signal processing and decimation interpolation
ransherraj
 
Finite Impulse Response Band Pass Filter
Saptarshi Mazumdar
 
Digital signal processing realization of FIR filters
MehalanMehi
 
Introduction to adaptive filtering and its applications.ppt
debeshidutta2
 
Discrete time signal processing unit-2
selvalakshmi24
 
Synchronous Time / Frequency Domain Measurements Using a Digital Oscilloscope...
Rohde & Schwarz North America
 
Analysis of different FIR Filter Design Method in terms of Resource Utilizati...
ijsrd.com
 
INDUSTRIAL TRAINING REPORT
ABHISHEK DABRAL
 
1 digital filters (fir)
Ahmed A. Thabit
 
DSP_2018_FOEHU - Lec 06 - FIR Filter Design
Amr E. Mohamed
 
Ad

More from Premier Farnell (20)

PPT
Being a business assistant with element14 in krakow
Premier Farnell
 
PPT
Optical Encoders
Premier Farnell
 
PPT
PSA-T Series Spectrum Analyser: PSA1301T/ PSA2701T
Premier Farnell
 
PPT
TPS2492/93 – High Voltage Hotswap Controller
Premier Farnell
 
PPT
Stellaris® 9000 Family of ARM® Cortex™-M3
Premier Farnell
 
PPT
Piccolo F2806x Microcontrollers
Premier Farnell
 
PPT
Introduce to AM37x Sitara™ Processors
Premier Farnell
 
PPT
ETRX3 ZigBee Module: ETRX3
Premier Farnell
 
PPT
DMM4000 Benchtop Digital Multimeters
Premier Farnell
 
PPT
Discovering Board for STM8L15x MCUs
Premier Farnell
 
PPT
Yaw-rate Gyroscopes
Premier Farnell
 
PPT
An Overview Study on MEMS digital output motion sensor: LIS331DLH
Premier Farnell
 
PPT
LED Solar Garden Lighting Solution From STMicroelectronics
Premier Farnell
 
PPT
Solution on Handheld Signal Generator
Premier Farnell
 
PPT
Medium Performance Gyroscopes
Premier Farnell
 
PPT
Getting to Know the R8C/2A, 2B Group MCUs
Premier Farnell
 
PPT
SEARAY™ Open Pin Field Interconnects
Premier Farnell
 
PPT
PWM Controller for Power Supplies
Premier Farnell
 
PPT
Handheld Point of Sale Terminal
Premier Farnell
 
PPT
Reflective Optical Switch: SFH774X
Premier Farnell
 
Being a business assistant with element14 in krakow
Premier Farnell
 
Optical Encoders
Premier Farnell
 
PSA-T Series Spectrum Analyser: PSA1301T/ PSA2701T
Premier Farnell
 
TPS2492/93 – High Voltage Hotswap Controller
Premier Farnell
 
Stellaris® 9000 Family of ARM® Cortex™-M3
Premier Farnell
 
Piccolo F2806x Microcontrollers
Premier Farnell
 
Introduce to AM37x Sitara™ Processors
Premier Farnell
 
ETRX3 ZigBee Module: ETRX3
Premier Farnell
 
DMM4000 Benchtop Digital Multimeters
Premier Farnell
 
Discovering Board for STM8L15x MCUs
Premier Farnell
 
Yaw-rate Gyroscopes
Premier Farnell
 
An Overview Study on MEMS digital output motion sensor: LIS331DLH
Premier Farnell
 
LED Solar Garden Lighting Solution From STMicroelectronics
Premier Farnell
 
Solution on Handheld Signal Generator
Premier Farnell
 
Medium Performance Gyroscopes
Premier Farnell
 
Getting to Know the R8C/2A, 2B Group MCUs
Premier Farnell
 
SEARAY™ Open Pin Field Interconnects
Premier Farnell
 
PWM Controller for Power Supplies
Premier Farnell
 
Handheld Point of Sale Terminal
Premier Farnell
 
Reflective Optical Switch: SFH774X
Premier Farnell
 

Recently uploaded (20)

PPTX
Mastering Authorization: Integrating Authentication and Authorization Data in...
Hitachi, Ltd. OSS Solution Center.
 
PDF
Understanding AI Optimization AIO, LLMO, and GEO
CoDigital
 
PDF
ArcGIS Utility Network Migration - The Hunter Water Story
Safe Software
 
PPSX
Usergroup - OutSystems Architecture.ppsx
Kurt Vandevelde
 
PDF
FME as an Orchestration Tool with Principles From Data Gravity
Safe Software
 
PDF
Simplify Your FME Flow Setup: Fault-Tolerant Deployment Made Easy with Packer...
Safe Software
 
PDF
TrustArc Webinar - Navigating APAC Data Privacy Laws: Compliance & Challenges
TrustArc
 
PDF
Darley - FIRST Copenhagen Lightning Talk (2025-06-26) Epochalypse 2038 - Time...
treyka
 
PPTX
MARTSIA: A Tool for Confidential Data Exchange via Public Blockchain - Pitch ...
Michele Kryston
 
PDF
Automating the Geo-Referencing of Historic Aerial Photography in Flanders
Safe Software
 
PDF
Redefining Work in the Age of AI - What to expect? How to prepare? Why it mat...
Malinda Kapuruge
 
PPTX
MARTSIA: A Tool for Confidential Data Exchange via Public Blockchain - Poster...
Michele Kryston
 
PDF
Plugging AI into everything: Model Context Protocol Simplified.pdf
Abati Adewale
 
PDF
LLM Search Readiness Audit - Dentsu x SEO Square - June 2025.pdf
Nick Samuel
 
PDF
Unlocking FME Flow’s Potential: Architecture Design for Modern Enterprises
Safe Software
 
PPTX
Practical Applications of AI in Local Government
OnBoard
 
PDF
The Future of Product Management in AI ERA.pdf
Alyona Owens
 
PDF
Hyderabad MuleSoft In-Person Meetup (June 21, 2025) Slides
Ravi Tamada
 
PPTX
Reimaginando la Ciberdefensa: De Copilots a Redes de Agentes
Cristian Garcia G.
 
PDF
Why aren't you using FME Flow's CPU Time?
Safe Software
 
Mastering Authorization: Integrating Authentication and Authorization Data in...
Hitachi, Ltd. OSS Solution Center.
 
Understanding AI Optimization AIO, LLMO, and GEO
CoDigital
 
ArcGIS Utility Network Migration - The Hunter Water Story
Safe Software
 
Usergroup - OutSystems Architecture.ppsx
Kurt Vandevelde
 
FME as an Orchestration Tool with Principles From Data Gravity
Safe Software
 
Simplify Your FME Flow Setup: Fault-Tolerant Deployment Made Easy with Packer...
Safe Software
 
TrustArc Webinar - Navigating APAC Data Privacy Laws: Compliance & Challenges
TrustArc
 
Darley - FIRST Copenhagen Lightning Talk (2025-06-26) Epochalypse 2038 - Time...
treyka
 
MARTSIA: A Tool for Confidential Data Exchange via Public Blockchain - Pitch ...
Michele Kryston
 
Automating the Geo-Referencing of Historic Aerial Photography in Flanders
Safe Software
 
Redefining Work in the Age of AI - What to expect? How to prepare? Why it mat...
Malinda Kapuruge
 
MARTSIA: A Tool for Confidential Data Exchange via Public Blockchain - Poster...
Michele Kryston
 
Plugging AI into everything: Model Context Protocol Simplified.pdf
Abati Adewale
 
LLM Search Readiness Audit - Dentsu x SEO Square - June 2025.pdf
Nick Samuel
 
Unlocking FME Flow’s Potential: Architecture Design for Modern Enterprises
Safe Software
 
Practical Applications of AI in Local Government
OnBoard
 
The Future of Product Management in AI ERA.pdf
Alyona Owens
 
Hyderabad MuleSoft In-Person Meetup (June 21, 2025) Slides
Ravi Tamada
 
Reimaginando la Ciberdefensa: De Copilots a Redes de Agentes
Cristian Garcia G.
 
Why aren't you using FME Flow's CPU Time?
Safe Software
 

Digital Filters Part 1

  • 1. DIGITAL FILTERS Source: ANALOG DEVICES Part1:Finite Impulse Response (FIR) Filters
  • 2. Introduction Purpose This module introduce the technology of Finite Impulse Response (FIR) Filters. Outline Introduce the technology of Digital Filters. Introduce the technology of Finite Impulse Response (FIR) Filters. Contents 32 pages Duration 20 Minutes
  • 4. Digital vs. Analog Filtering
  • 6. Processing Requirements Signal Bandwidth = fa Sampling Frequency fs > 2fa Sampling Period = 1 / fs Filter Computational Time + Overhead < Sampling Period Depends on Number of Taps Speed of DSP Multiplication-Accumulates (MACs) Efficiency of DSP Circular Buffering Zero Overhead Looping
  • 7. Types Of Digital Filters Moving Average Finite Impulse Response (FIR) Linear Phase Easy to Design Computationally Intensive Infinite Impulse Response (IIR) Based on Classical Analog Filters Computationally Efficient Lattice Filters (Can be FIR or IIR) Adaptive Filters
  • 9. Calculating Output Of 4-point Moving Average Filter
  • 10. 4-tap Moving Average Filter Step Response
  • 11. Moving Average Filter Response To Noise Superimposed On Step Input
  • 12. Moving Average Filter Frequency Response
  • 13. N-tap Finite Impulse Response (FIR) Filter
  • 15. Calculating Outputs Of 4-tap FIR Filter Using A Circular Buffer
  • 16. Pseudocode For FIR Filter Program Using A DSP With Circular Buffering 1. Obtain sample from ADC (typically interrupt driven) 2. Move sample into input signal’s circular buffer 3. Update the pointer for the input signal’s circular buffer 4. Zero the accumulator 5. Implement filter (control the loop through each of the coefficients) 6. Fetch the coefficient from the coefficient’s circular buffer 7. Update the pointer for the coefficient’s circular buffer 8. Fetch the sample from the input signal’s circular buffer 9. Update the pointer for the input signal’s circular buffer 10. Multiply the coefficient by the sample 11. Add the product to the accumulator 12. Move the filtered sample to the DAC
  • 17. ADSP-21XX FIR Filter Assembly Code (Single Precision)
  • 18. Characteristics of FIR Filters Impulse Response has a Finite Duration (N Cycles) Linear Phase, Constant Group Delay (N Must be Odd) No Analog Equivalent Unconditionally Stable Can be Adaptive Computational Advantages when Decimating Output Easy to Understand and Design Windowed-Sinc Method Fourier Series Expansion with Windowing Frequency Sampling Using Inverse FFT - Arbitrary Frequency Response Parks-McClellan Program with Remez Exchange Algorithm
  • 19. FIR Filter Impulse Response Determines The Filter Coefficients
  • 20. Duality Of Time And Frequency
  • 21. FIR Filter Design Using The Windowed-sinc Method
  • 22. FIR Filter Design Using Fourier Series Method With Windowing Specify H(f) Expand H(f) in a Fourier series: The Fourier series coefficients are the coefficients of the FIR filter, h(m), and its Impulse Response Truncate the Impulse Response to N points (taps) Apply a suitable Window function to h(m) to smooth the effects of truncation Lacks precise control of cutoff frequency; Highly dependent on Window function
  • 23. Frequency Sampling Method for FIR Filters With Arbitrary Frequency Response Specify H(k) as a Finite Number of Spectral Points Spread Uniformly Between 0 and 0.5fs (512 Usually Sufficient) Specify Phase Points (Can Make Equal to Zero) Convert Rectangular Form (Real + Imaginary) Take the Complex Inverse FFT of H(k) Array to Obtain the Impulse Response Truncate the Impulse Response to N Points Apply a suitable Window function to h(m) to smooth the effects of Truncation Test Filter Design and Modify if Necessary CAD Design Techniques More Suitable for Lowpass, Highpass, Bandpass, or Bandstop Filters
  • 24. FIR CAD Techniques: Parks Mcclellan Program With Remez Exchange Algorithm
  • 25. Parks Mcclellan Equiripple FIR Filter Design: Program Inputs
  • 27. FIR Design Example: Frequency Response
  • 28. FIR Filter Design Example: Step Response
  • 29. FIR Design Example: Impulse Response (Filter Coefficients)
  • 30. Design Example Using ADSP-2189M: Processor Time for 69-TAP FIR Filter Sampling Frequency fs = 44.1kSPS Sampling Interval = 1 / fs = 22.7μs Number of Filter Taps, N = 69 Number of Required Instructions = N + 5 = 74 Processing Time / Instruction = 13.3ns (75MIPS) (ADSP-2189M) Total Processing Time = 74×13.3ns = 984ns Total Processing Time < Sampling Interval with 22.7μs – 0.984μs = 21.7μs for Other Operations Increase Sampling Frequency to 1MHz Use Slower DSP (3.3MIPS) Add More Filter Taps (Up to N = 1700)
  • 31. Designing Highpass Filters using Lowpass Filter Impulse Response Spectral Inversion Technique: Design Lowpass Filter (Linear Phase, N odd) Change the Sign of Each Coefficient in the Impulse Response, h(m) Add 1 to the Coefficient at the Center of Symmetry Spectral Reversal Technique: Design Lowpass Filter Change the Sign of Every Other Coefficient in the Impulse Response, h(m) This Reverses the Frequency Domain left-for-right: 0 becomes 0.5, and 0.5 becomes 0; i.e., if the cutoff frequency of the lowpass filter is 0.2, the cutoff of the resulting highpass filter is 0.3
  • 32. Bandpass and Bandstop Filters Designed from Lowpass and Highpass Filters
  • 33. Additional Resource For ordering the ADSP-21xx, please click the part list or Call our sales hotline For additional inquires contact our technical service hotline For more product information go to http://www.analog.com/en/embedded-processing-dsp/adsp-21xx/processors/index.html Newark Farnell