SlideShare a Scribd company logo
Danish ansari
   F.Y.Bsc-IT
FIFTY FOUR
Interfacing:
Interfacing means a device or program enabling a user
 to communicate with a computer, or for connecting
 two items of hardware or software.
The interfacing process involves designing a circuit that
 will match the memory requirements with the
 microprocessor.
Memory interfacing
 Memory is an integral part of a microcomputer system.
 Memory has certain signal requirements to write into
  & read from its registers.
 Similarly the micro processor initiates a set of signals
  when it wants to read from & write into memory.
Memory structure & its requirements
 Read/Write memory is a group of registers to store
  binary information.
 It has 2048 registers & each register can store 8 bits
  indicated by 8 input & 8 output data lines.
 The chip has 11 address lines A10-A0, one chip select
  (cs), & two control lines:Read (rd) to enable the output
  buffer and Write (wr) to enable the input buffer.
Eprom:
 It is a group of 4096 registers.
 It has 12 address lines A11-A0, one chip select (cs), &
  one read control signal.
 This chip must be programmed before it can be used
  as a read-only memory.
Interfacing address
Basic concepts in memory
interfacing:
 The primary function of memory interfacing is that
  the microprocessor should be able to read from and
  write into a given register of a memory chip.
 The microprocessor should perform these operations:
 Be able to select the chip.
 Identify the register.
 Enable the appropriate buffer.
Address decoding
 The process of address decoding should result in
  identifying a register for a given address.
 It should be able to generate a unique pulse for a given
  address.
 The address lines (A11-A0) are connected to the
  memory chip, & the remaining four address lines (A15-
  A12) of the 8085 microprocessor must be decoded.
 It shows two methods of decoding these lines.
 One by using a NAND gate
 Other by using a 3-8 decoder.


 The output of the NAND goes active & selects the chip
  only when all address lines A15-A12 are at logic 1.
 The same result can be obtained by using 3-8 decoder ,
  which is capable of decoding 8 different input
  addresses.
 In the decoder circuit, three input lines can have 8
  different logic combinations from 000 to 111; each
  input combination can be identified by the
  corresponding output line if Enable lines are active.
 In this circuit enable lines are enabled by grounding.
 This address decoding scheme can be used to interface
  a 4K EPROM and a 2K R/W memory.
Interfacing address
Address decoding & memory
addresses
 The address range of the memory chip can be obtained
  by analyzing the possible logic levels on the 16 address
  lines.
 The logic levels on the address lines A15-A12 must be
  0000 to assert the chip enable, & the address lines A11-
  A0 can assume any combinations from all 0s to all 1s.
 Therefore the memory address of the chip ranges from
  0000H to 0FFFH.
Thank you

More Related Content

What's hot (20)

PPT
8086-microprocessor
jhcid
 
PDF
Microprocessor & Assembly language by team blackhole
Md Abdus Sobur Sikdar
 
PDF
8086 modes
PDFSHARE
 
DOCX
8086 Architecture
Farkhanda Kiran
 
PPTX
Microprocessor 8086
Adeel Rasheed
 
PPTX
8086 Microprocessor powerpoint
Randhir Kumar
 
PPTX
Presentation on 8086 Microprocessor
Nahian Ahmed
 
PDF
8086 microprocessor
savitamhaske
 
PPTX
Microprocessor
Nahid Hasan
 
PPTX
Introduction of 8086 micro processor .
Siraj Ahmed
 
PPTX
PIN Specification of 8086 Microprocessor
Nikhil Kumar
 
PPTX
Pin digram of 8086
RJ
 
PPTX
Flags registor of 8086 processor
Fazle Akash
 
PPTX
Architecture of 8086 microprocessor
Anirban Saha Anik
 
PPT
1326 Introduction To 8086 Microprocessor
techbed
 
PPTX
8086 microprocessor-architecture
prasadpawaskar
 
PDF
8086 conti
Maria Jasin
 
PPTX
8086 complete guide
SHREEHARI WADAWADAGI
 
PPT
fco-lecture-8086
24happy24
 
8086-microprocessor
jhcid
 
Microprocessor & Assembly language by team blackhole
Md Abdus Sobur Sikdar
 
8086 modes
PDFSHARE
 
8086 Architecture
Farkhanda Kiran
 
Microprocessor 8086
Adeel Rasheed
 
8086 Microprocessor powerpoint
Randhir Kumar
 
Presentation on 8086 Microprocessor
Nahian Ahmed
 
8086 microprocessor
savitamhaske
 
Microprocessor
Nahid Hasan
 
Introduction of 8086 micro processor .
Siraj Ahmed
 
PIN Specification of 8086 Microprocessor
Nikhil Kumar
 
Pin digram of 8086
RJ
 
Flags registor of 8086 processor
Fazle Akash
 
Architecture of 8086 microprocessor
Anirban Saha Anik
 
1326 Introduction To 8086 Microprocessor
techbed
 
8086 microprocessor-architecture
prasadpawaskar
 
8086 conti
Maria Jasin
 
8086 complete guide
SHREEHARI WADAWADAGI
 
fco-lecture-8086
24happy24
 

Similar to Interfacing address (20)

PPT
memory-interfacing.ppt
Vanitha472439
 
PPTX
lecture 18PART 1 Memory Interfacing.pptx
0901ET211047ROHITSIN
 
PDF
Microprocessors and Controllers Chapter 3 8085 microprocessor.pdf
rodneymandizvidza
 
DOC
4th yr dmumicrocontroller1
haymanotyehuala
 
PPTX
Ece 8085-microprocessor-ppt
satyamshra
 
DOCX
Notes chapter 6
HarshitParkar6677
 
PPT
8085 (1)
Mani Kandan K
 
PPTX
Chapter 7 memory & i/o
SHREEHARI WADAWADAGI
 
PPT
Memory intrface and addrs modes
balbirvirdi
 
PPT
8085_architecture of microprocessor electricals .ppt
vaishnavipanditengg
 
PPSX
8085 Interfacing with I/O Devices or Memory
Saumay Paul
 
PPT
interfacing1 lecture notes for eng 5.ppt
JumanneChiyanda
 
PDF
Fundamentals of Microcontroller 8051 by Dr. Jogade S M, Assistant Professor, ...
sangeeta jogade
 
PPT
Chapter 9
teknik komputer ui
 
PDF
8051 Architecture and PIN Configuration.pdf
Srikrishna Thota
 
PPTX
New ideas and General MICROPROCESSOR-PPT.pptx
RavikumarPalani
 
PPT
Ch3 ppt
wasz123
 
PDF
Mpmc unit 1 notes
pavihari
 
PDF
13402lecture3 111204134846-phpapp02
raj kumar
 
PDF
8085 microprocessor Architecture and pin description
Vijay Kumar
 
memory-interfacing.ppt
Vanitha472439
 
lecture 18PART 1 Memory Interfacing.pptx
0901ET211047ROHITSIN
 
Microprocessors and Controllers Chapter 3 8085 microprocessor.pdf
rodneymandizvidza
 
4th yr dmumicrocontroller1
haymanotyehuala
 
Ece 8085-microprocessor-ppt
satyamshra
 
Notes chapter 6
HarshitParkar6677
 
8085 (1)
Mani Kandan K
 
Chapter 7 memory & i/o
SHREEHARI WADAWADAGI
 
Memory intrface and addrs modes
balbirvirdi
 
8085_architecture of microprocessor electricals .ppt
vaishnavipanditengg
 
8085 Interfacing with I/O Devices or Memory
Saumay Paul
 
interfacing1 lecture notes for eng 5.ppt
JumanneChiyanda
 
Fundamentals of Microcontroller 8051 by Dr. Jogade S M, Assistant Professor, ...
sangeeta jogade
 
8051 Architecture and PIN Configuration.pdf
Srikrishna Thota
 
New ideas and General MICROPROCESSOR-PPT.pptx
RavikumarPalani
 
Ch3 ppt
wasz123
 
Mpmc unit 1 notes
pavihari
 
13402lecture3 111204134846-phpapp02
raj kumar
 
8085 microprocessor Architecture and pin description
Vijay Kumar
 
Ad

More from Sandeep Kamath (20)

PPT
Android persentation
Sandeep Kamath
 
PPTX
Biometrics
Sandeep Kamath
 
PPT
Oracle architecture
Sandeep Kamath
 
PPT
Oracle advanced
Sandeep Kamath
 
PPT
Oracle
Sandeep Kamath
 
PPTX
Technology
Sandeep Kamath
 
PPTX
Ad and da convertor
Sandeep Kamath
 
PPT
Introducttion to robotics and microcontrollers
Sandeep Kamath
 
PPTX
Rs 232
Sandeep Kamath
 
PPTX
Symbian os
Sandeep Kamath
 
PPT
Ct213 memory subsystem
Sandeep Kamath
 
PPTX
Microprocessor in washing machine
Sandeep Kamath
 
DOCX
File hippo
Sandeep Kamath
 
PPTX
Processor
Sandeep Kamath
 
PPTX
Microprocessor in washing machine
Sandeep Kamath
 
PPTX
Microprocessor based software developnent
Sandeep Kamath
 
PPTX
Microcessor aplication
Sandeep Kamath
 
PPTX
Magnetic tape
Sandeep Kamath
 
PPT
Introducttion to robotics and microcontrollers
Sandeep Kamath
 
PPTX
Embedded systems
Sandeep Kamath
 
Android persentation
Sandeep Kamath
 
Biometrics
Sandeep Kamath
 
Oracle architecture
Sandeep Kamath
 
Oracle advanced
Sandeep Kamath
 
Technology
Sandeep Kamath
 
Ad and da convertor
Sandeep Kamath
 
Introducttion to robotics and microcontrollers
Sandeep Kamath
 
Symbian os
Sandeep Kamath
 
Ct213 memory subsystem
Sandeep Kamath
 
Microprocessor in washing machine
Sandeep Kamath
 
File hippo
Sandeep Kamath
 
Processor
Sandeep Kamath
 
Microprocessor in washing machine
Sandeep Kamath
 
Microprocessor based software developnent
Sandeep Kamath
 
Microcessor aplication
Sandeep Kamath
 
Magnetic tape
Sandeep Kamath
 
Introducttion to robotics and microcontrollers
Sandeep Kamath
 
Embedded systems
Sandeep Kamath
 
Ad

Recently uploaded (20)

PDF
Tea4chat - another LLM Project by Kerem Atam
a0m0rajab1
 
PPTX
AVL ( audio, visuals or led ), technology.
Rajeshwri Panchal
 
PDF
Make GenAI investments go further with the Dell AI Factory
Principled Technologies
 
PPTX
Agile Chennai 18-19 July 2025 Ideathon | AI Powered Microfinance Literacy Gui...
AgileNetwork
 
PPTX
Farrell_Programming Logic and Design slides_10e_ch02_PowerPoint.pptx
bashnahara11
 
PDF
TrustArc Webinar - Navigating Data Privacy in LATAM: Laws, Trends, and Compli...
TrustArc
 
PPTX
AI in Daily Life: How Artificial Intelligence Helps Us Every Day
vanshrpatil7
 
PDF
AI Unleashed - Shaping the Future -Starting Today - AIOUG Yatra 2025 - For Co...
Sandesh Rao
 
PDF
CIFDAQ's Market Wrap : Bears Back in Control?
CIFDAQ
 
PDF
Build with AI and GDG Cloud Bydgoszcz- ADK .pdf
jaroslawgajewski1
 
PPTX
Simple and concise overview about Quantum computing..pptx
mughal641
 
PDF
Generative AI vs Predictive AI-The Ultimate Comparison Guide
Lily Clark
 
PDF
introduction to computer hardware and sofeware
chauhanshraddha2007
 
PDF
Peak of Data & AI Encore - Real-Time Insights & Scalable Editing with ArcGIS
Safe Software
 
PDF
The Future of Artificial Intelligence (AI)
Mukul
 
PDF
Research-Fundamentals-and-Topic-Development.pdf
ayesha butalia
 
PDF
OFFOFFBOX™ – A New Era for African Film | Startup Presentation
ambaicciwalkerbrian
 
PPTX
AI Code Generation Risks (Ramkumar Dilli, CIO, Myridius)
Priyanka Aash
 
PDF
Researching The Best Chat SDK Providers in 2025
Ray Fields
 
PDF
Per Axbom: The spectacular lies of maps
Nexer Digital
 
Tea4chat - another LLM Project by Kerem Atam
a0m0rajab1
 
AVL ( audio, visuals or led ), technology.
Rajeshwri Panchal
 
Make GenAI investments go further with the Dell AI Factory
Principled Technologies
 
Agile Chennai 18-19 July 2025 Ideathon | AI Powered Microfinance Literacy Gui...
AgileNetwork
 
Farrell_Programming Logic and Design slides_10e_ch02_PowerPoint.pptx
bashnahara11
 
TrustArc Webinar - Navigating Data Privacy in LATAM: Laws, Trends, and Compli...
TrustArc
 
AI in Daily Life: How Artificial Intelligence Helps Us Every Day
vanshrpatil7
 
AI Unleashed - Shaping the Future -Starting Today - AIOUG Yatra 2025 - For Co...
Sandesh Rao
 
CIFDAQ's Market Wrap : Bears Back in Control?
CIFDAQ
 
Build with AI and GDG Cloud Bydgoszcz- ADK .pdf
jaroslawgajewski1
 
Simple and concise overview about Quantum computing..pptx
mughal641
 
Generative AI vs Predictive AI-The Ultimate Comparison Guide
Lily Clark
 
introduction to computer hardware and sofeware
chauhanshraddha2007
 
Peak of Data & AI Encore - Real-Time Insights & Scalable Editing with ArcGIS
Safe Software
 
The Future of Artificial Intelligence (AI)
Mukul
 
Research-Fundamentals-and-Topic-Development.pdf
ayesha butalia
 
OFFOFFBOX™ – A New Era for African Film | Startup Presentation
ambaicciwalkerbrian
 
AI Code Generation Risks (Ramkumar Dilli, CIO, Myridius)
Priyanka Aash
 
Researching The Best Chat SDK Providers in 2025
Ray Fields
 
Per Axbom: The spectacular lies of maps
Nexer Digital
 

Interfacing address

  • 1. Danish ansari F.Y.Bsc-IT FIFTY FOUR
  • 2. Interfacing: Interfacing means a device or program enabling a user to communicate with a computer, or for connecting two items of hardware or software. The interfacing process involves designing a circuit that will match the memory requirements with the microprocessor.
  • 3. Memory interfacing  Memory is an integral part of a microcomputer system.  Memory has certain signal requirements to write into & read from its registers.  Similarly the micro processor initiates a set of signals when it wants to read from & write into memory.
  • 4. Memory structure & its requirements  Read/Write memory is a group of registers to store binary information.  It has 2048 registers & each register can store 8 bits indicated by 8 input & 8 output data lines.  The chip has 11 address lines A10-A0, one chip select (cs), & two control lines:Read (rd) to enable the output buffer and Write (wr) to enable the input buffer.
  • 5. Eprom:  It is a group of 4096 registers.  It has 12 address lines A11-A0, one chip select (cs), & one read control signal.  This chip must be programmed before it can be used as a read-only memory.
  • 7. Basic concepts in memory interfacing:  The primary function of memory interfacing is that the microprocessor should be able to read from and write into a given register of a memory chip.  The microprocessor should perform these operations:  Be able to select the chip.  Identify the register.  Enable the appropriate buffer.
  • 8. Address decoding  The process of address decoding should result in identifying a register for a given address.  It should be able to generate a unique pulse for a given address.  The address lines (A11-A0) are connected to the memory chip, & the remaining four address lines (A15- A12) of the 8085 microprocessor must be decoded.
  • 9.  It shows two methods of decoding these lines.  One by using a NAND gate  Other by using a 3-8 decoder.  The output of the NAND goes active & selects the chip only when all address lines A15-A12 are at logic 1.  The same result can be obtained by using 3-8 decoder , which is capable of decoding 8 different input addresses.
  • 10.  In the decoder circuit, three input lines can have 8 different logic combinations from 000 to 111; each input combination can be identified by the corresponding output line if Enable lines are active.  In this circuit enable lines are enabled by grounding.  This address decoding scheme can be used to interface a 4K EPROM and a 2K R/W memory.
  • 12. Address decoding & memory addresses  The address range of the memory chip can be obtained by analyzing the possible logic levels on the 16 address lines.  The logic levels on the address lines A15-A12 must be 0000 to assert the chip enable, & the address lines A11- A0 can assume any combinations from all 0s to all 1s.  Therefore the memory address of the chip ranges from 0000H to 0FFFH.