SlideShare a Scribd company logo
2
Most read
3
Most read
4
Most read
Internal Architecture of 8086
• It is internally divided into two separate functional units.
• These are the Bus Interface Unit (BIU) and the Execution Unit (EU).
• These two functional units can work simultaneously to increase system speed
and hence the throughput.
• Throughput is a measure of number of instructions executed per unit time
• It is a 16-bit μp.
• 8086 has a 20 bit address bus can access up to 220 memory locations (1 MB).
• It can support up to 64K I/O ports.
• It provides 14, 16 -bit registers.
• Word size is 16 bits and double word size is 4 bytes.
• It has multiplexed address and data bus AD0- AD15 and A16 – A19.
Internal Architecture of 8086| msbte sem 4 microprocessor
Bus Interface Unit:
• The bus interface unit is the Internal Architecture of 8086 to the outside
world. It provides a full 16-bit bi-directional data bus and 20-bit address bus.
The bus interface unit is responsible for performing all external bus
operations.
• Functions of Bus Interface Unit
1.It sends address of the memory or I/O.
2.It fetches instruction from memory.
3.It reads data from port/memory.
4.It Writes data into port/memory.
5.It supports instruction queuing.
6.It provides the address relocation facility.
Instruction Queue
• To speed up program execution, the BIU fetches six instruction bytes ahead
of time from the memory.
• These prefetched instruction bytes are held for the execution unit in a group
of registers called Queue.
• With the help of queue it is possible to fetch next instruction when current
instruction is in execution.
• For example, current instruction in execution is a multiplication instruction.
• In Internal Architecture of 8086, operands for multiplication operations are
within registers.
• Still it requires 100 clock cycles to execute multiply instruction.
Segment Registers
• The physical address of the Internal Architecture of 8086 is 20-bits wide to
access 1 Mbyte memory locations.
• However, its registers and memory locations which contain logical addresses
are just 16-bits wide.
• Hence 8086 uses memory segmentation.
• It treats the 1 Mbyte of memory as divided into segments, with a maximum
size of a segment as 64 Kbytes.
• Thus any location within the segment can be accessed using 16 bits.
• The Internal Architecture of 8086 allows only four active segments at a
time,For the selection of the four active segments the 16-bit segment registers
are provided within the BIU of the 8086.
Functions of Segment Registers
1.Code segment (CS) register= The CS register holds the upper 16-bits of
the starting address of the segment from which the BIU is currently fetching
the instruction code byte.
2.stack segment (SS) register=The SS register is used for the upper 16-bits
of the starting address for the program stack (all stack related instructions
will operate on stack)
3.extra segment (ES) register= ES register and DS register are used to hold
the upper 16-bits of the starting address of the two memory segments Which
are used for data.
Execution Unit [EU]:
• The execution unit of Internal Architecture of 8086 tells the BIU from where
to fetch instructions or data, decodes instructions and executes instructions.
It contains
• Control Circuitry
• Instruction Decoder
• Arithmetic Logic Unit (ALU)
• Flag Register
• General Purpose Registers
• Pointers and Index Registers
Execution Unit [EU]:
• The control circuitry in the EU directs the internal operations.
• A decoder in the EU translates the instructions fetched from memory into a series of
actions wlifeh the EU performs.
• ALU is 16-bit. It can add, subtract, AND, OR, XOR, increment, decrements, complement
and shift binary numbers.
• AX register: (Combination of AL and AH Registers)
It holds operands and results during multiplication and division operations. Also an
accumulator during String operations.
• BX register: (Combination of BL and BH Registers)
It holds the memory address (offset address) in indirect addressing modes.
• CX register: (Combination of CL and CH Registers)
It holds the count for instructions like a loop, rotates, shifts and string operations.
• DX register: (Combination of DL and DH Registers)
It is used with AX to hold 32-bit values during multiplication and division.
Internal Architecture of 8086| msbte sem 4 microprocessor
Internal Architecture of 8086| msbte sem 4 microprocessor
Internal Architecture of 8086| msbte sem 4 microprocessor
Internal Architecture of 8086| msbte sem 4 microprocessor
Memory Segmentation
• Segmentation is the process in which the main memory of the computer is logically
divided into different segments and each segment has its own base address.
• It is basically used to enhance the speed of execution of the computer system, so that
the processor is able to fetch and execute the data from the memory easily and fast.
• The number of address lines in 8086 is 20, 8086 BIU will send 20bit address, so as to
access one of the 1MB memory locations.
• The four segment registers actually contain the upper 16 bits of the starting addresses
of the four memory segments of 64 KB each with which the 8086 is working at that
instant of time.
• A segment is a logical unit of memory that may be up to 64 kilobytes long.
• Each segment is made up of contiguous memory locations.
• It is an independent, separately addressable unit. Starting address will always be
changing. It will not be fixed.
Need for Segmentation
• Code segment register (CS): is used for addressing memory location in the
code segment of the memory, where the executable program is stored.
• Data segment register (DS): points to the data segment of the memory
where the data is stored.
• Extra Segment Register (ES): also refers to a segment in the memory
which is another data segment in the memory.
• Stack Segment Register (SS): is used for addressing stack segment of the
memory. The stack segment is that segment of memory which is used to store
stack data.
Internal Architecture of 8086| msbte sem 4 microprocessor
Advantages of the Segmentation
• It provides a powerful memory management mechanism.
• Data related or stack related operations can be performed in different segments.
• Code related operation can be done in separate code segments.
• It allows to processes to easily share data.
• It allows to extend the address ability of the processor, i.e. segmentation allows
the use of 16 bit registers to give an addressing capability of 1 Megabytes.
Without segmentation, it would require 20 bit registers.
• It is possible to enhance the memory size of code data or stack segments
beyond 64 KB by allotting more than one segment for each area.
Physical Memory Address Generation
• One Mbyte (1024 Kbyte) of physical memory can be interface with the
8086 microprocessor because 8086 has 20 address lines i.e. 220 1024
Kbyte or 1 Mbyte
• The segment registers are used to hold 16-bit of the starting address of
four memory segments.
• But 8086 has 20-bit address bus, so it can address any of 20= 1 Mbytes
in memory
• The address associated with any instruction or data byte is only 16-bit
called as effective address or offset or displacement or logical address.
• The logical addresses are used to calculate physical address.
stack pointer (SP)
• The stack pointer (SP) register contains the 16-bit offset from the start of
the segment to the top of stack.
• For stack operation, physical address is produced by adding the
contents of stack pointer register to the segment base address in SS.
• To do this the contents of the stack segment register are shifted four bits
left and the contents of SP are added to the shifted result.
• If the contents of SP are 9F20H and SS are 4000H then the physical
address is calculated as follows.
• SS = 4000H after shifting four bits left SS = 40000H
Instruction Pointer IP
• IP contains the offset address.
• The result 20-bit address is the physical address since it is put on
external physical address bus pins to be decoded by the memory
decoding circuitry.
• The offset address is contained in IP = 95F3 H.
• the CS contained 2500 H.
• The logical address is CS:IP or 2500:95F3.
• The physical address will be 25000+ 95F3= 2E5F3 H
Internal Architecture of 8086| msbte sem 4 microprocessor
CONCEPTS OF THE PIPELINING
• The technique used to enable an instruction to complete with each clock cycle is
called as pipelining.
• Normally, on a non-pipelined processor, nine clock cycles are required for fetch,
decode and execute cycles for the three instructions
• But, on a pipelined processor, the fetch, decode and execute operation are
performed in parallel, only five clock cycles are required to execute the same
three instructions
• First instruction requires three cycles to complete the execution.
• Next instructions then complete at a rate of one instruction per cycle.
• During the clock cycle 5 we have I, completing, I, being decoded and Is being
fetched
• Stack is a reserved area of the memory in the RAM, where temporary information
may be stored.
• Stack operates on the principle of Last In First Out (LIFO).
• The queue operates on the principle of first in first out (FIFO).
• So that the execution unit gets the instruction for execution in the order they
fetched.
• Feature of fetching the next instruction while the current instruction is
executing is called pipelining which will reduce the execution time.
• So. pipelining improve the execution speed of the processor.
• In 8086, pipelining is implemented by providing 6 byte queue where as long
as 6 one byte instructions can be stored well in a advance and then one by
one instruction goes for decoding and execution.
• So, while executing first instruction in a queue, processor decodes second
instruction and fetches 8th instruction from the memory.
• In this way, 8086 perform fetch, decode and execute operation in parallel i.e.
in single clock cycle
CONCEPTS OF THE PIPELINING
Advantages of Pipelining
• Pipelining enables many instructions to be executed at the
same time.It allows execution to be done in fewer cycles.
• Speed up the execution speed of the processor.
• More efficient use of processor.
Internal Architecture of 8086| msbte sem 4 microprocessor

More Related Content

What's hot (20)

PPTX
Internal architecture-of-8086
Estiak Khan
 
PDF
Minimum and Maximum Modes of microprocessor 8086
anil_gaur
 
PPTX
80386 Architecture
Rohit Choudhury
 
PPT
Assembly Language Programming Of 8085
techbed
 
PPTX
DMA operation
Imran Khan
 
PPTX
Pin Description and Register Organization of 8086 Microprocessor
Muthusamy Arumugam
 
PPT
Architecture of 8086 Microprocessor
Mustapha Fatty
 
PPTX
8259 Programmable Interrupt Controller by vijay
Vijay Kumar
 
PPTX
8251 USART
coolsdhanesh
 
PPT
8086-instruction-set-ppt
jemimajerome
 
PPTX
Instruction sets of 8086
Mahalakshmiv11
 
PPTX
8251 USART
ShivamSood22
 
PPT
8086
Ravi Anand
 
PDF
PAI Unit 3 Paging in 80386 Microporcessor
KanchanPatil34
 
PPTX
UNIT 2 8086 System Bus Structure.pptx
Gowrishankar C
 
PPTX
Microprocessor 8086 instructions
Ravi Anand
 
PPTX
Presentation on 8086 Microprocessor
Nahian Ahmed
 
PDF
Module 1 8086
Deepak John
 
PDF
Unit 2 mpmc
tamilnesaner
 
PPTX
8257 DMA Controller
ShivamSood22
 
Internal architecture-of-8086
Estiak Khan
 
Minimum and Maximum Modes of microprocessor 8086
anil_gaur
 
80386 Architecture
Rohit Choudhury
 
Assembly Language Programming Of 8085
techbed
 
DMA operation
Imran Khan
 
Pin Description and Register Organization of 8086 Microprocessor
Muthusamy Arumugam
 
Architecture of 8086 Microprocessor
Mustapha Fatty
 
8259 Programmable Interrupt Controller by vijay
Vijay Kumar
 
8251 USART
coolsdhanesh
 
8086-instruction-set-ppt
jemimajerome
 
Instruction sets of 8086
Mahalakshmiv11
 
8251 USART
ShivamSood22
 
PAI Unit 3 Paging in 80386 Microporcessor
KanchanPatil34
 
UNIT 2 8086 System Bus Structure.pptx
Gowrishankar C
 
Microprocessor 8086 instructions
Ravi Anand
 
Presentation on 8086 Microprocessor
Nahian Ahmed
 
Module 1 8086
Deepak John
 
Unit 2 mpmc
tamilnesaner
 
8257 DMA Controller
ShivamSood22
 

Similar to Internal Architecture of 8086| msbte sem 4 microprocessor (20)

PPTX
Mpi chapter 2
birhanugirmay
 
DOCX
8086 archi notes final
HarshitParkar6677
 
DOCX
8086 archi notes final
HarshitParkar6677
 
PPTX
8086 microprocessor-architecture-120207111857-phpapp01
Siva Raman
 
PPTX
8086 microprocessor-architecture-120207111857-phpapp01
destaw belay
 
PPTX
Microprocessor
CharltonInao1
 
PPT
Introduction to 8086 microprocessor
Shreyans Pathak
 
PPTX
INTEL 8086 MICROPROCESSOR
Sagar Kuntumal
 
PPTX
8086 microprocessor-architecture-120207111857-phpapp01
jemimajerome
 
PPTX
8086 microprocessor
ganeshbehera6
 
PPT
The Intel 8086 microprocessor
George Thomas
 
PPTX
microprocessor powerpointpresentation.pptx
XyzAvmc
 
PPT
8086-microprocessor-architecture.ppt
Madhan7771
 
PPTX
المعالج 8086..pptxgvffvhjkhgfdddghbvfddsss
ssuser4ad3ca
 
PPT
SUSTAINABLE ENGINEERING FUNDAMENTALS NEW FOR BTECH KTU STUDENTS
AnjuJPrakash
 
PPT
80386
anita bodke
 
PPT
Microprocessor 80386
yash sawarkar
 
PPT
Architecture_of_80386_Microprocessor - Inroduction
rajasekarandpm
 
PPTX
Module 1 Computer Organization (2).pptx
earningmoney9595
 
Mpi chapter 2
birhanugirmay
 
8086 archi notes final
HarshitParkar6677
 
8086 archi notes final
HarshitParkar6677
 
8086 microprocessor-architecture-120207111857-phpapp01
Siva Raman
 
8086 microprocessor-architecture-120207111857-phpapp01
destaw belay
 
Microprocessor
CharltonInao1
 
Introduction to 8086 microprocessor
Shreyans Pathak
 
INTEL 8086 MICROPROCESSOR
Sagar Kuntumal
 
8086 microprocessor-architecture-120207111857-phpapp01
jemimajerome
 
8086 microprocessor
ganeshbehera6
 
The Intel 8086 microprocessor
George Thomas
 
microprocessor powerpointpresentation.pptx
XyzAvmc
 
8086-microprocessor-architecture.ppt
Madhan7771
 
المعالج 8086..pptxgvffvhjkhgfdddghbvfddsss
ssuser4ad3ca
 
SUSTAINABLE ENGINEERING FUNDAMENTALS NEW FOR BTECH KTU STUDENTS
AnjuJPrakash
 
Microprocessor 80386
yash sawarkar
 
Architecture_of_80386_Microprocessor - Inroduction
rajasekarandpm
 
Module 1 Computer Organization (2).pptx
earningmoney9595
 
Ad

Recently uploaded (20)

PPTX
美国电子版毕业证南卡罗莱纳大学上州分校水印成绩单USC学费发票定做学位证书编号怎么查
Taqyea
 
PPTX
Worm gear strength and wear calculation as per standard VB Bhandari Databook.
shahveer210504
 
PPTX
Water Resources Engineering (CVE 728)--Slide 4.pptx
mohammedado3
 
PPTX
Distribution reservoir and service storage pptx
dhanashree78
 
PDF
Digital water marking system project report
Kamal Acharya
 
PDF
Halide Perovskites’ Multifunctional Properties: Coordination Engineering, Coo...
TaameBerhe2
 
PDF
AN EMPIRICAL STUDY ON THE USAGE OF SOCIAL MEDIA IN GERMAN B2C-ONLINE STORES
ijait
 
PDF
methodology-driven-mbse-murphy-july-hsv-huntsville6680038572db67488e78ff00003...
henriqueltorres1
 
PPT
Testing and final inspection of a solar PV system
MuhammadSanni2
 
PDF
WD2(I)-RFQ-GW-1415_ Shifting and Filling of Sand in the Pond at the WD5 Area_...
ShahadathHossain23
 
PPTX
OCS353 DATA SCIENCE FUNDAMENTALS- Unit 1 Introduction to Data Science
A R SIVANESH M.E., (Ph.D)
 
PPTX
Lecture 1 Shell and Tube Heat exchanger-1.pptx
mailforillegalwork
 
PDF
Reasons for the succes of MENARD PRESSUREMETER.pdf
majdiamz
 
PPTX
Biosensors, BioDevices, Biomediccal.pptx
AsimovRiyaz
 
PDF
3rd International Conference on Machine Learning and IoT (MLIoT 2025)
ClaraZara1
 
PDF
Viol_Alessandro_Presentazione_prelaurea.pdf
dsecqyvhbowrzxshhf
 
PPTX
Final Major project a b c d e f g h i j k l m
bharathpsnab
 
PPT
Footbinding.pptmnmkjkjkknmnnjkkkkkkkkkkkkkk
mamadoundiaye42742
 
PPTX
Numerical-Solutions-of-Ordinary-Differential-Equations.pptx
SAMUKTHAARM
 
PDF
REINFORCEMENT LEARNING IN DECISION MAKING SEMINAR REPORT
anushaashraf20
 
美国电子版毕业证南卡罗莱纳大学上州分校水印成绩单USC学费发票定做学位证书编号怎么查
Taqyea
 
Worm gear strength and wear calculation as per standard VB Bhandari Databook.
shahveer210504
 
Water Resources Engineering (CVE 728)--Slide 4.pptx
mohammedado3
 
Distribution reservoir and service storage pptx
dhanashree78
 
Digital water marking system project report
Kamal Acharya
 
Halide Perovskites’ Multifunctional Properties: Coordination Engineering, Coo...
TaameBerhe2
 
AN EMPIRICAL STUDY ON THE USAGE OF SOCIAL MEDIA IN GERMAN B2C-ONLINE STORES
ijait
 
methodology-driven-mbse-murphy-july-hsv-huntsville6680038572db67488e78ff00003...
henriqueltorres1
 
Testing and final inspection of a solar PV system
MuhammadSanni2
 
WD2(I)-RFQ-GW-1415_ Shifting and Filling of Sand in the Pond at the WD5 Area_...
ShahadathHossain23
 
OCS353 DATA SCIENCE FUNDAMENTALS- Unit 1 Introduction to Data Science
A R SIVANESH M.E., (Ph.D)
 
Lecture 1 Shell and Tube Heat exchanger-1.pptx
mailforillegalwork
 
Reasons for the succes of MENARD PRESSUREMETER.pdf
majdiamz
 
Biosensors, BioDevices, Biomediccal.pptx
AsimovRiyaz
 
3rd International Conference on Machine Learning and IoT (MLIoT 2025)
ClaraZara1
 
Viol_Alessandro_Presentazione_prelaurea.pdf
dsecqyvhbowrzxshhf
 
Final Major project a b c d e f g h i j k l m
bharathpsnab
 
Footbinding.pptmnmkjkjkknmnnjkkkkkkkkkkkkkk
mamadoundiaye42742
 
Numerical-Solutions-of-Ordinary-Differential-Equations.pptx
SAMUKTHAARM
 
REINFORCEMENT LEARNING IN DECISION MAKING SEMINAR REPORT
anushaashraf20
 
Ad

Internal Architecture of 8086| msbte sem 4 microprocessor

  • 1. Internal Architecture of 8086 • It is internally divided into two separate functional units. • These are the Bus Interface Unit (BIU) and the Execution Unit (EU). • These two functional units can work simultaneously to increase system speed and hence the throughput. • Throughput is a measure of number of instructions executed per unit time • It is a 16-bit μp. • 8086 has a 20 bit address bus can access up to 220 memory locations (1 MB). • It can support up to 64K I/O ports. • It provides 14, 16 -bit registers. • Word size is 16 bits and double word size is 4 bytes. • It has multiplexed address and data bus AD0- AD15 and A16 – A19.
  • 3. Bus Interface Unit: • The bus interface unit is the Internal Architecture of 8086 to the outside world. It provides a full 16-bit bi-directional data bus and 20-bit address bus. The bus interface unit is responsible for performing all external bus operations. • Functions of Bus Interface Unit 1.It sends address of the memory or I/O. 2.It fetches instruction from memory. 3.It reads data from port/memory. 4.It Writes data into port/memory. 5.It supports instruction queuing. 6.It provides the address relocation facility.
  • 4. Instruction Queue • To speed up program execution, the BIU fetches six instruction bytes ahead of time from the memory. • These prefetched instruction bytes are held for the execution unit in a group of registers called Queue. • With the help of queue it is possible to fetch next instruction when current instruction is in execution. • For example, current instruction in execution is a multiplication instruction. • In Internal Architecture of 8086, operands for multiplication operations are within registers. • Still it requires 100 clock cycles to execute multiply instruction.
  • 5. Segment Registers • The physical address of the Internal Architecture of 8086 is 20-bits wide to access 1 Mbyte memory locations. • However, its registers and memory locations which contain logical addresses are just 16-bits wide. • Hence 8086 uses memory segmentation. • It treats the 1 Mbyte of memory as divided into segments, with a maximum size of a segment as 64 Kbytes. • Thus any location within the segment can be accessed using 16 bits. • The Internal Architecture of 8086 allows only four active segments at a time,For the selection of the four active segments the 16-bit segment registers are provided within the BIU of the 8086.
  • 6. Functions of Segment Registers 1.Code segment (CS) register= The CS register holds the upper 16-bits of the starting address of the segment from which the BIU is currently fetching the instruction code byte. 2.stack segment (SS) register=The SS register is used for the upper 16-bits of the starting address for the program stack (all stack related instructions will operate on stack) 3.extra segment (ES) register= ES register and DS register are used to hold the upper 16-bits of the starting address of the two memory segments Which are used for data.
  • 7. Execution Unit [EU]: • The execution unit of Internal Architecture of 8086 tells the BIU from where to fetch instructions or data, decodes instructions and executes instructions. It contains • Control Circuitry • Instruction Decoder • Arithmetic Logic Unit (ALU) • Flag Register • General Purpose Registers • Pointers and Index Registers
  • 8. Execution Unit [EU]: • The control circuitry in the EU directs the internal operations. • A decoder in the EU translates the instructions fetched from memory into a series of actions wlifeh the EU performs. • ALU is 16-bit. It can add, subtract, AND, OR, XOR, increment, decrements, complement and shift binary numbers. • AX register: (Combination of AL and AH Registers) It holds operands and results during multiplication and division operations. Also an accumulator during String operations. • BX register: (Combination of BL and BH Registers) It holds the memory address (offset address) in indirect addressing modes. • CX register: (Combination of CL and CH Registers) It holds the count for instructions like a loop, rotates, shifts and string operations. • DX register: (Combination of DL and DH Registers) It is used with AX to hold 32-bit values during multiplication and division.
  • 13. Memory Segmentation • Segmentation is the process in which the main memory of the computer is logically divided into different segments and each segment has its own base address. • It is basically used to enhance the speed of execution of the computer system, so that the processor is able to fetch and execute the data from the memory easily and fast. • The number of address lines in 8086 is 20, 8086 BIU will send 20bit address, so as to access one of the 1MB memory locations. • The four segment registers actually contain the upper 16 bits of the starting addresses of the four memory segments of 64 KB each with which the 8086 is working at that instant of time. • A segment is a logical unit of memory that may be up to 64 kilobytes long. • Each segment is made up of contiguous memory locations. • It is an independent, separately addressable unit. Starting address will always be changing. It will not be fixed.
  • 14. Need for Segmentation • Code segment register (CS): is used for addressing memory location in the code segment of the memory, where the executable program is stored. • Data segment register (DS): points to the data segment of the memory where the data is stored. • Extra Segment Register (ES): also refers to a segment in the memory which is another data segment in the memory. • Stack Segment Register (SS): is used for addressing stack segment of the memory. The stack segment is that segment of memory which is used to store stack data.
  • 16. Advantages of the Segmentation • It provides a powerful memory management mechanism. • Data related or stack related operations can be performed in different segments. • Code related operation can be done in separate code segments. • It allows to processes to easily share data. • It allows to extend the address ability of the processor, i.e. segmentation allows the use of 16 bit registers to give an addressing capability of 1 Megabytes. Without segmentation, it would require 20 bit registers. • It is possible to enhance the memory size of code data or stack segments beyond 64 KB by allotting more than one segment for each area.
  • 17. Physical Memory Address Generation • One Mbyte (1024 Kbyte) of physical memory can be interface with the 8086 microprocessor because 8086 has 20 address lines i.e. 220 1024 Kbyte or 1 Mbyte • The segment registers are used to hold 16-bit of the starting address of four memory segments. • But 8086 has 20-bit address bus, so it can address any of 20= 1 Mbytes in memory • The address associated with any instruction or data byte is only 16-bit called as effective address or offset or displacement or logical address. • The logical addresses are used to calculate physical address.
  • 18. stack pointer (SP) • The stack pointer (SP) register contains the 16-bit offset from the start of the segment to the top of stack. • For stack operation, physical address is produced by adding the contents of stack pointer register to the segment base address in SS. • To do this the contents of the stack segment register are shifted four bits left and the contents of SP are added to the shifted result. • If the contents of SP are 9F20H and SS are 4000H then the physical address is calculated as follows. • SS = 4000H after shifting four bits left SS = 40000H
  • 19. Instruction Pointer IP • IP contains the offset address. • The result 20-bit address is the physical address since it is put on external physical address bus pins to be decoded by the memory decoding circuitry. • The offset address is contained in IP = 95F3 H. • the CS contained 2500 H. • The logical address is CS:IP or 2500:95F3. • The physical address will be 25000+ 95F3= 2E5F3 H
  • 21. CONCEPTS OF THE PIPELINING • The technique used to enable an instruction to complete with each clock cycle is called as pipelining. • Normally, on a non-pipelined processor, nine clock cycles are required for fetch, decode and execute cycles for the three instructions • But, on a pipelined processor, the fetch, decode and execute operation are performed in parallel, only five clock cycles are required to execute the same three instructions • First instruction requires three cycles to complete the execution. • Next instructions then complete at a rate of one instruction per cycle. • During the clock cycle 5 we have I, completing, I, being decoded and Is being fetched • Stack is a reserved area of the memory in the RAM, where temporary information may be stored. • Stack operates on the principle of Last In First Out (LIFO).
  • 22. • The queue operates on the principle of first in first out (FIFO). • So that the execution unit gets the instruction for execution in the order they fetched. • Feature of fetching the next instruction while the current instruction is executing is called pipelining which will reduce the execution time. • So. pipelining improve the execution speed of the processor. • In 8086, pipelining is implemented by providing 6 byte queue where as long as 6 one byte instructions can be stored well in a advance and then one by one instruction goes for decoding and execution. • So, while executing first instruction in a queue, processor decodes second instruction and fetches 8th instruction from the memory. • In this way, 8086 perform fetch, decode and execute operation in parallel i.e. in single clock cycle CONCEPTS OF THE PIPELINING
  • 23. Advantages of Pipelining • Pipelining enables many instructions to be executed at the same time.It allows execution to be done in fewer cycles. • Speed up the execution speed of the processor. • More efficient use of processor.