SlideShare a Scribd company logo
Introducing Embedded
Systems and the
Microcontrollers
Ravikumar Tiwari
Assistant Professor
Dept. of Electronics,
G.H. Raisoni College of Engineering(Autonomous),Nagpur
ravikumar.tiwari@raisoni.net
System Definition
R.K.Tiwari(ravikumar.tiwari@raisoni.net)
 A way of working, organizing or
performing one or many tasks according to
a fixed set of rules, program or plan.
System Definition
R.K.Tiwari(ravikumar.tiwari@raisoni.net)
• Also an arrangement in which all units
assemble and work together
according to a program or plan.
Examples of Systems
 Time display system – A watch
 Automatic cloth washing system – A
washing machine
R.K.Tiwari(ravikumar.tiwari@raisoni.net)
Embedded System
Definitions:
 1. “An embedded system is a system
that has software embedded into
computer-hardware, which makes a
system dedicated for an application (s)
or specific part of an application or
product or part of a larger system.” –
Rajkamal
R.K.Tiwari(ravikumar.tiwari@raisoni.net)
Embedded System
Definitions:
 2. “An embedded system is one
that has a dedicated purpose
software embedded in a computer
hardware.” –Rajkamal
R.K.Tiwari(ravikumar.tiwari@raisoni.net)
Embedded System
Definitions:
 3. “It is a dedicated computer
based system for an
application(s) or product. It may
be an independent system or a
part of large system. Its software
usually embeds into a ROM
(Read Only Memory) or flash.” –
Rajkamal
R.K.Tiwari(ravikumar.tiwari@raisoni.net)
Embedded System
Definitions:
 “It is any device that includes a
programmable computer but is
not itself intended to be a general
purpose computer.” – Wayne Wolf
R.K.Tiwari(ravikumar.tiwari@raisoni.net)
Embedded System
Definitions:
 “Embedded Systems are the
electronic systems that contain a
microprocessor or a
microcontroller, but we do not
think of them as computers– the
computer is hidden or embedded
in the system.” – Todd D. Morton
R.K.Tiwari(ravikumar.tiwari@raisoni.net)
Let’s consider a Computer
A computer is a system that has the
following or more components.
 A microprocessor
 A large memory comprising the
following two kinds:
 (a) Primary memory
(semiconductor memories - RAM,
ROM and fast accessible caches)
R.K.Tiwari(ravikumar.tiwari@raisoni.net)
Computer
 (b) Secondary memory [(magnetic
memory located in hard disks,
diskettes and cartridge tapes, optical
memory in CD-ROM or memory stick
(in mobile computer)] using which
different user programs can load into
the primary memory and can be run.
I/O units such as touch screen,
modem, fax cum modem etc.
R.K.Tiwari(ravikumar.tiwari@raisoni.net)
Computer
 Input units such as keyboard, mouse,
digitizer, scanner, etc.
 Output units like LCD screen, video
monitor, printer, etc.
 Networking units like Ethernet card,
front-end processor-based server, bus
drivers, etc.
 Operating system (OS).
 General purpose user interfaces and
application- software, mostly in
secondary memory
R.K.Tiwari(ravikumar.tiwari@raisoni.net)
Now consider Embedded system
–Three main embedded components
 1.Embeds hardware to give computer
like functionalities
 2.Embeds main application software
generally into flash or ROM and the
application software performs
concurrently the number of tasks.
R.K.Tiwari(ravikumar.tiwari@raisoni.net)
Embedded system components
 3.Embeds a real time operating
system
( RTOS), which supervises the
application software tasks running on
the hardware and organizes the
accesses to system resources
according to priorities and timing
constraints of tasks in the system.
R.K.Tiwari(ravikumar.tiwari@raisoni.net)
Embedded system RTOS
 Enables execution of concurrent
processes or threads or tasks
 Provides a mechanism to let the
processor run each process as per
scheduling and to do context-switch
between the various processes (threads
or tasks)
 RTOS sets the rules during execution of
application processes to enable finishing
of a process within the assigned time
interval and with assigned priority.
R.K.Tiwari(ravikumar.tiwari@raisoni.net)
R.K.Tiwari(ravikumar.tiwari@raisoni.net)
Sophisticated Embedded System
Characteristics
 Dedicated functions
 Dedicated complex algorithms
 Dedicated (GUIs) and other user
interfaces for the application
R.K.Tiwari(ravikumar.tiwari@raisoni.net)
Sophisticated Embedded System
Characteristics-Contd.
 Real time operations— Defines the ways
in which the system works, reacts to the
events and interrupts, schedules the
system functioning in real time and
executes by following a plan to control
the latencies and to meet the deadlines.
[Latency — Waiting interval between the
instance at which a need to run the
codes arises for task (or interrupt service
routine) following an event and instance
of start executing the codes]
R.K.Tiwari(ravikumar.tiwari@raisoni.net)
Sophisticated Embedded System
Characteristics-Contd.
 Multi-rate operations — Different
operations may take place at distinct
rates. For example, the audio, video,
network data or stream and events
have the different rates and time
constraints to finish associated
processes.
R.K.Tiwari(ravikumar.tiwari@raisoni.net)
Constraints of an Embedded
System Design
 Available system-memory
 Available processor speed
 Limited power dissipation when
running the system continuously in
cycles of the system start, wait for
event, wake-up and run, sleep and
stop.
R.K.Tiwari(ravikumar.tiwari@raisoni.net)
System design constraints
 Performance,
 power,
 size,
 non-recurring design cost, and
 manufacturing costs.
R.K.Tiwari(ravikumar.tiwari@raisoni.net)
RISC
 RISC, or Reduced Instruction Set
Computer. is a type of microprocessor
architecture that utilizes a small,
highly-optimized set of instructions,
rather than a more specialized set of
instructions often found in other types
of architectures.
R.K.Tiwari(ravikumar.tiwari@raisoni.net)
Design Feature that
Characterizes RISC
 one cycle execution time: RISC
processors have a CPI (clock per
instruction) of one cycle. This is due to
the optimization of each instruction on
the CPU and a technique called
pipelining.
 pipelining: a techique that allows for
simultaneous execution of parts, or
stages, of instructions to more
efficiently process instructions
R.K.Tiwari(ravikumar.tiwari@raisoni.net)
Design Feature that
Characterizes RISC
 large number of registers: the RISC
design philosophy generally
incorporates a larger number of
registers to prevent in large amounts
of interactions with memory
R.K.Tiwari(ravikumar.tiwari@raisoni.net)
How pipelining Works?
 Pipelining, a standard feature in RISC
processors, is much like an assembly
line
 Because the processor works on
different steps of the instruction at the
same time, more instructions can be
executed in a shorter period of time
R.K.Tiwari(ravikumar.tiwari@raisoni.net)
How pipelining Works?
 A useful method of demonstrating this
is the laundry analogy.
R.K.Tiwari(ravikumar.tiwari@raisoni.net)
How pipelining Works?
 Let's say that there are four
loads of dirty laundry that need
to be washed, dried, and folded.
We could put the the first load in
the washer for 30 minutes, dry it
for 40 minutes, and then take 20
minutes to fold the clothes.
Then pick up the second load
and wash, dry, and fold, and
repeat for the third and fourth
loads. Supposing we started at
6 PM and worked as efficiently
as possible, we would still be
doing laundry until midnight.
R.K.Tiwari(ravikumar.tiwari@raisoni.net)
Source:
http://www.ece.arizona.edu/~ece462/Lec03-
pipe/
How pipelining Works?
 However, a smarter approach to
the problem would be to put the
second load of dirty laundry into
the washer after the first was
already clean and whirling
happily in the dryer. Then, while
the first load was being folded,
the second load would dry, and
a third load could be added to
the pipeline of laundry. Using
this method, the laundry would
be finished by 9:30.
R.K.Tiwari(ravikumar.tiwari@raisoni.net)
Source:
http://www.ece.arizona.edu/~ece462/Lec03-pipe/
(Source: http://www.inf.fh-
dortmund.de/person/prof/si/risc/intro_to_risc/irt0_index.html)
RISC Pipeline
 A RISC processor pipeline operates in
much the same way, although the
stages in the pipeline are different.
 While different processors have
different numbers of steps, they are
basically variations of these five, used
in the MIPS R3000 processor
R.K.Tiwari(ravikumar.tiwari@raisoni.net)
RISC Pipeline
 1.fetch instructions from memory
 2.read registers and decode the
instruction
 3.execute the instruction or calculate
an address
 4.access an operand in data memory
 5.write the result into a register
R.K.Tiwari(ravikumar.tiwari@raisoni.net)
RISC Pipeline
 the length of the pipeline is dependent
on the length of the longest step
R.K.Tiwari(ravikumar.tiwari@raisoni.net)
Pipeline Development(Methods
of Pipelining)
 Superpipelining refers to dividing the
pipeline into more steps.
 The more pipe stages there are, the
faster the pipeline is because each
stage is then shorter.
 Ideally, a pipeline with five stages
should be five times faster than a non-
pipelined processor (or rather, a
pipeline with one stage).
R.K.Tiwari(ravikumar.tiwari@raisoni.net)
Pipeline Development(Methods
of Pipelining)
 Examples;
 1.Instruction Fetch (First Half)
 2.Instruction Fetch (Second Half)
 3.Register Fetch
 4.Instruction Execute
 5.Data Cache Access (First Half)
 6.Data Cache Access (Second Half)
 7.Tag Check
 8.Write Back
R.K.Tiwari(ravikumar.tiwari@raisoni.net)
Pipeline Development(Methods
of Pipelining)
• Superscalar pipelining involves
multiple pipelines in parallel.
• Internal components of the processor
are replicated so it can launch multiple
instructions in some or all of its
pipeline stages
R.K.Tiwari(ravikumar.tiwari@raisoni.net)
Pipeline Development(Methods
of Pipelining)
 Dynamic pipelines have the capability
to schedule around stalls.
 A dynamic pipeline is divided into
three units: the instruction fetch and
decode unit, five to ten execute or
functional units, and a commit unit.
R.K.Tiwari(ravikumar.tiwari@raisoni.net)
Pipeline Development(Methods
of Pipelining)
 Dynamic is combination of
Superpipelining & superscalar pipeline
R.K.Tiwari(ravikumar.tiwari@raisoni.net)
Thank you for you
Attention!!!
Any Question..??
R.K.Tiwari(ravikumar.tiwari@raisoni.net)
Ad

More Related Content

What's hot (20)

Presentation on risc pipeline
Presentation on risc pipelinePresentation on risc pipeline
Presentation on risc pipeline
Arijit Chakraborty
 
Risc and cisc eugene clewlow
Risc and cisc   eugene clewlowRisc and cisc   eugene clewlow
Risc and cisc eugene clewlow
karan saini
 
CISC vs RISC Processor Architecture
CISC vs RISC Processor ArchitectureCISC vs RISC Processor Architecture
CISC vs RISC Processor Architecture
Kaushik Patra
 
Instruction Set Architecture – II
Instruction Set Architecture – IIInstruction Set Architecture – II
Instruction Set Architecture – II
Dilum Bandara
 
Central processing unit
Central processing unitCentral processing unit
Central processing unit
Kamal Acharya
 
Tibor
TiborTibor
Tibor
sharma_lokraj
 
Complex instruction set computer ppt
Complex instruction set computer pptComplex instruction set computer ppt
Complex instruction set computer ppt
Venkatesh Pensalwar
 
Pipelining, processors, risc and cisc
Pipelining, processors, risc and ciscPipelining, processors, risc and cisc
Pipelining, processors, risc and cisc
Mark Gibbs
 
Risc and cisc casestudy
Risc and cisc casestudyRisc and cisc casestudy
Risc and cisc casestudy
jvs71294
 
Instruction Level Parallelism Compiler optimization Techniques Anna Universit...
Instruction Level Parallelism Compiler optimization Techniques Anna Universit...Instruction Level Parallelism Compiler optimization Techniques Anna Universit...
Instruction Level Parallelism Compiler optimization Techniques Anna Universit...
Dr.K. Thirunadana Sikamani
 
CISC & RISC Architecture
CISC & RISC Architecture CISC & RISC Architecture
CISC & RISC Architecture
Suvendu Kumar Dash
 
Computer Architecture
Computer ArchitectureComputer Architecture
Computer Architecture
Shahriar Parvez
 
Risc and cisc
Risc and ciscRisc and cisc
Risc and cisc
Ghazi Gola
 
Risc and cisc eugene clewlow
Risc and cisc   eugene clewlowRisc and cisc   eugene clewlow
Risc and cisc eugene clewlow
Chaudhary Manzoor
 
Advanced computer architecture
Advanced computer architectureAdvanced computer architecture
Advanced computer architecture
vamsi krishna
 
Reduced instruction set computers
Reduced instruction set computersReduced instruction set computers
Reduced instruction set computers
Sanjivani Sontakke
 
Chapter 3
Chapter 3Chapter 3
Chapter 3
Rozase Patel
 
CO Module 5
CO Module 5CO Module 5
CO Module 5
Alan Leewllyn Bivera
 
Cse viii-advanced-computer-architectures-06cs81-solution
Cse viii-advanced-computer-architectures-06cs81-solutionCse viii-advanced-computer-architectures-06cs81-solution
Cse viii-advanced-computer-architectures-06cs81-solution
Shobha Kumar
 
pipelining
pipeliningpipelining
pipelining
sudhir saurav
 
Risc and cisc eugene clewlow
Risc and cisc   eugene clewlowRisc and cisc   eugene clewlow
Risc and cisc eugene clewlow
karan saini
 
CISC vs RISC Processor Architecture
CISC vs RISC Processor ArchitectureCISC vs RISC Processor Architecture
CISC vs RISC Processor Architecture
Kaushik Patra
 
Instruction Set Architecture – II
Instruction Set Architecture – IIInstruction Set Architecture – II
Instruction Set Architecture – II
Dilum Bandara
 
Central processing unit
Central processing unitCentral processing unit
Central processing unit
Kamal Acharya
 
Complex instruction set computer ppt
Complex instruction set computer pptComplex instruction set computer ppt
Complex instruction set computer ppt
Venkatesh Pensalwar
 
Pipelining, processors, risc and cisc
Pipelining, processors, risc and ciscPipelining, processors, risc and cisc
Pipelining, processors, risc and cisc
Mark Gibbs
 
Risc and cisc casestudy
Risc and cisc casestudyRisc and cisc casestudy
Risc and cisc casestudy
jvs71294
 
Instruction Level Parallelism Compiler optimization Techniques Anna Universit...
Instruction Level Parallelism Compiler optimization Techniques Anna Universit...Instruction Level Parallelism Compiler optimization Techniques Anna Universit...
Instruction Level Parallelism Compiler optimization Techniques Anna Universit...
Dr.K. Thirunadana Sikamani
 
Risc and cisc eugene clewlow
Risc and cisc   eugene clewlowRisc and cisc   eugene clewlow
Risc and cisc eugene clewlow
Chaudhary Manzoor
 
Advanced computer architecture
Advanced computer architectureAdvanced computer architecture
Advanced computer architecture
vamsi krishna
 
Reduced instruction set computers
Reduced instruction set computersReduced instruction set computers
Reduced instruction set computers
Sanjivani Sontakke
 
Cse viii-advanced-computer-architectures-06cs81-solution
Cse viii-advanced-computer-architectures-06cs81-solutionCse viii-advanced-computer-architectures-06cs81-solution
Cse viii-advanced-computer-architectures-06cs81-solution
Shobha Kumar
 

Similar to Introducing Embedded Systems and the Microcontrollers (20)

UNIT I_Introduction.pptx
UNIT I_Introduction.pptxUNIT I_Introduction.pptx
UNIT I_Introduction.pptx
ssuser4ca1eb
 
A Survey Embedded Systems Supporting By Different Operating Systems.pdf
A Survey   Embedded Systems Supporting By Different Operating Systems.pdfA Survey   Embedded Systems Supporting By Different Operating Systems.pdf
A Survey Embedded Systems Supporting By Different Operating Systems.pdf
Fiona Phillips
 
UNIT I.pptx
UNIT I.pptxUNIT I.pptx
UNIT I.pptx
SeshuSrinivas2
 
dhamo
dhamodhamo
dhamo
pb college of engineering
 
ERTS_Unit 1_PPT.pdf
ERTS_Unit 1_PPT.pdfERTS_Unit 1_PPT.pdf
ERTS_Unit 1_PPT.pdf
VinothkumarUruman1
 
Embedded systems notes
Embedded systems notesEmbedded systems notes
Embedded systems notes
Shikha Sharma
 
As34269277
As34269277As34269277
As34269277
IJERA Editor
 
Module-1 Embedded computing.pdf
Module-1 Embedded computing.pdfModule-1 Embedded computing.pdf
Module-1 Embedded computing.pdf
Sitamarhi Institute of Technology
 
UNIT-I-RTOS and Concepts
UNIT-I-RTOS and ConceptsUNIT-I-RTOS and Concepts
UNIT-I-RTOS and Concepts
Dr.YNM
 
Parallel Computing - Lec 6
Parallel Computing - Lec 6Parallel Computing - Lec 6
Parallel Computing - Lec 6
Shah Zaib
 
Operating system and utility program LECTURE 8.pptx
Operating system and utility program LECTURE 8.pptxOperating system and utility program LECTURE 8.pptx
Operating system and utility program LECTURE 8.pptx
abbasmursaleen786
 
EC 308 Embedded Systems Module 1 Notes APJKTU
EC 308 Embedded Systems Module 1 Notes APJKTUEC 308 Embedded Systems Module 1 Notes APJKTU
EC 308 Embedded Systems Module 1 Notes APJKTU
Agi George
 
What is RTOS Step by Step Guide?
What is RTOS Step by Step Guide?What is RTOS Step by Step Guide?
What is RTOS Step by Step Guide?
IntervalZero
 
Introduction to embedded system
Introduction to embedded systemIntroduction to embedded system
Introduction to embedded system
ajitsaraf123
 
Rtos 2
Rtos 2Rtos 2
Rtos 2
SahibZada Ibm
 
Co question bank LAKSHMAIAH
Co question bank LAKSHMAIAH Co question bank LAKSHMAIAH
Co question bank LAKSHMAIAH
veena babu
 
RTOS
RTOSRTOS
RTOS
Ramasubbu .P
 
Analysis of Embedded Linux Literature Review Report
Analysis of Embedded Linux Literature Review ReportAnalysis of Embedded Linux Literature Review Report
Analysis of Embedded Linux Literature Review Report
Sitakanta Mishra
 
Rtos
RtosRtos
Rtos
seenakumari
 
Unit 1 Introduction to Embedded computing and ARM processor
Unit 1 Introduction to Embedded computing and ARM processorUnit 1 Introduction to Embedded computing and ARM processor
Unit 1 Introduction to Embedded computing and ARM processor
Venkat Ramanan C
 
UNIT I_Introduction.pptx
UNIT I_Introduction.pptxUNIT I_Introduction.pptx
UNIT I_Introduction.pptx
ssuser4ca1eb
 
A Survey Embedded Systems Supporting By Different Operating Systems.pdf
A Survey   Embedded Systems Supporting By Different Operating Systems.pdfA Survey   Embedded Systems Supporting By Different Operating Systems.pdf
A Survey Embedded Systems Supporting By Different Operating Systems.pdf
Fiona Phillips
 
Embedded systems notes
Embedded systems notesEmbedded systems notes
Embedded systems notes
Shikha Sharma
 
UNIT-I-RTOS and Concepts
UNIT-I-RTOS and ConceptsUNIT-I-RTOS and Concepts
UNIT-I-RTOS and Concepts
Dr.YNM
 
Parallel Computing - Lec 6
Parallel Computing - Lec 6Parallel Computing - Lec 6
Parallel Computing - Lec 6
Shah Zaib
 
Operating system and utility program LECTURE 8.pptx
Operating system and utility program LECTURE 8.pptxOperating system and utility program LECTURE 8.pptx
Operating system and utility program LECTURE 8.pptx
abbasmursaleen786
 
EC 308 Embedded Systems Module 1 Notes APJKTU
EC 308 Embedded Systems Module 1 Notes APJKTUEC 308 Embedded Systems Module 1 Notes APJKTU
EC 308 Embedded Systems Module 1 Notes APJKTU
Agi George
 
What is RTOS Step by Step Guide?
What is RTOS Step by Step Guide?What is RTOS Step by Step Guide?
What is RTOS Step by Step Guide?
IntervalZero
 
Introduction to embedded system
Introduction to embedded systemIntroduction to embedded system
Introduction to embedded system
ajitsaraf123
 
Co question bank LAKSHMAIAH
Co question bank LAKSHMAIAH Co question bank LAKSHMAIAH
Co question bank LAKSHMAIAH
veena babu
 
Analysis of Embedded Linux Literature Review Report
Analysis of Embedded Linux Literature Review ReportAnalysis of Embedded Linux Literature Review Report
Analysis of Embedded Linux Literature Review Report
Sitakanta Mishra
 
Unit 1 Introduction to Embedded computing and ARM processor
Unit 1 Introduction to Embedded computing and ARM processorUnit 1 Introduction to Embedded computing and ARM processor
Unit 1 Introduction to Embedded computing and ARM processor
Venkat Ramanan C
 
Ad

More from Ravikumar Tiwari (7)

Course Outcome and Program Outcome Calculation(new method)
Course Outcome and Program Outcome Calculation(new method)Course Outcome and Program Outcome Calculation(new method)
Course Outcome and Program Outcome Calculation(new method)
Ravikumar Tiwari
 
Fun with arduino
Fun with arduinoFun with arduino
Fun with arduino
Ravikumar Tiwari
 
ARM- Programmer's Model
ARM- Programmer's ModelARM- Programmer's Model
ARM- Programmer's Model
Ravikumar Tiwari
 
ARM Micro-controller
ARM Micro-controllerARM Micro-controller
ARM Micro-controller
Ravikumar Tiwari
 
8051 Addressing modes
8051 Addressing modes8051 Addressing modes
8051 Addressing modes
Ravikumar Tiwari
 
8051 Assembly Language Programming
8051 Assembly Language Programming8051 Assembly Language Programming
8051 Assembly Language Programming
Ravikumar Tiwari
 
8051 Microcontroller
8051 Microcontroller8051 Microcontroller
8051 Microcontroller
Ravikumar Tiwari
 
Course Outcome and Program Outcome Calculation(new method)
Course Outcome and Program Outcome Calculation(new method)Course Outcome and Program Outcome Calculation(new method)
Course Outcome and Program Outcome Calculation(new method)
Ravikumar Tiwari
 
8051 Assembly Language Programming
8051 Assembly Language Programming8051 Assembly Language Programming
8051 Assembly Language Programming
Ravikumar Tiwari
 
Ad

Recently uploaded (20)

Value Stream Mapping Worskshops for Intelligent Continuous Security
Value Stream Mapping Worskshops for Intelligent Continuous SecurityValue Stream Mapping Worskshops for Intelligent Continuous Security
Value Stream Mapping Worskshops for Intelligent Continuous Security
Marc Hornbeek
 
RICS Membership-(The Royal Institution of Chartered Surveyors).pdf
RICS Membership-(The Royal Institution of Chartered Surveyors).pdfRICS Membership-(The Royal Institution of Chartered Surveyors).pdf
RICS Membership-(The Royal Institution of Chartered Surveyors).pdf
MohamedAbdelkader115
 
Raish Khanji GTU 8th sem Internship Report.pdf
Raish Khanji GTU 8th sem Internship Report.pdfRaish Khanji GTU 8th sem Internship Report.pdf
Raish Khanji GTU 8th sem Internship Report.pdf
RaishKhanji
 
Development of MLR, ANN and ANFIS Models for Estimation of PCUs at Different ...
Development of MLR, ANN and ANFIS Models for Estimation of PCUs at Different ...Development of MLR, ANN and ANFIS Models for Estimation of PCUs at Different ...
Development of MLR, ANN and ANFIS Models for Estimation of PCUs at Different ...
Journal of Soft Computing in Civil Engineering
 
Fort night presentation new0903 pdf.pdf.
Fort night presentation new0903 pdf.pdf.Fort night presentation new0903 pdf.pdf.
Fort night presentation new0903 pdf.pdf.
anuragmk56
 
railway wheels, descaling after reheating and before forging
railway wheels, descaling after reheating and before forgingrailway wheels, descaling after reheating and before forging
railway wheels, descaling after reheating and before forging
Javad Kadkhodapour
 
Introduction to FLUID MECHANICS & KINEMATICS
Introduction to FLUID MECHANICS &  KINEMATICSIntroduction to FLUID MECHANICS &  KINEMATICS
Introduction to FLUID MECHANICS & KINEMATICS
narayanaswamygdas
 
The Gaussian Process Modeling Module in UQLab
The Gaussian Process Modeling Module in UQLabThe Gaussian Process Modeling Module in UQLab
The Gaussian Process Modeling Module in UQLab
Journal of Soft Computing in Civil Engineering
 
ELectronics Boards & Product Testing_Shiju.pdf
ELectronics Boards & Product Testing_Shiju.pdfELectronics Boards & Product Testing_Shiju.pdf
ELectronics Boards & Product Testing_Shiju.pdf
Shiju Jacob
 
Reagent dosing (Bredel) presentation.pptx
Reagent dosing (Bredel) presentation.pptxReagent dosing (Bredel) presentation.pptx
Reagent dosing (Bredel) presentation.pptx
AlejandroOdio
 
Metal alkyne complexes.pptx in chemistry
Metal alkyne complexes.pptx in chemistryMetal alkyne complexes.pptx in chemistry
Metal alkyne complexes.pptx in chemistry
mee23nu
 
211421893-M-Tech-CIVIL-Structural-Engineering-pdf.pdf
211421893-M-Tech-CIVIL-Structural-Engineering-pdf.pdf211421893-M-Tech-CIVIL-Structural-Engineering-pdf.pdf
211421893-M-Tech-CIVIL-Structural-Engineering-pdf.pdf
inmishra17121973
 
DATA-DRIVEN SHOULDER INVERSE KINEMATICS YoungBeom Kim1 , Byung-Ha Park1 , Kwa...
DATA-DRIVEN SHOULDER INVERSE KINEMATICS YoungBeom Kim1 , Byung-Ha Park1 , Kwa...DATA-DRIVEN SHOULDER INVERSE KINEMATICS YoungBeom Kim1 , Byung-Ha Park1 , Kwa...
DATA-DRIVEN SHOULDER INVERSE KINEMATICS YoungBeom Kim1 , Byung-Ha Park1 , Kwa...
charlesdick1345
 
International Journal of Distributed and Parallel systems (IJDPS)
International Journal of Distributed and Parallel systems (IJDPS)International Journal of Distributed and Parallel systems (IJDPS)
International Journal of Distributed and Parallel systems (IJDPS)
samueljackson3773
 
Level 1-Safety.pptx Presentation of Electrical Safety
Level 1-Safety.pptx Presentation of Electrical SafetyLevel 1-Safety.pptx Presentation of Electrical Safety
Level 1-Safety.pptx Presentation of Electrical Safety
JoseAlbertoCariasDel
 
Data Structures_Searching and Sorting.pptx
Data Structures_Searching and Sorting.pptxData Structures_Searching and Sorting.pptx
Data Structures_Searching and Sorting.pptx
RushaliDeshmukh2
 
MAQUINARIA MINAS CEMA 6th Edition (1).pdf
MAQUINARIA MINAS CEMA 6th Edition (1).pdfMAQUINARIA MINAS CEMA 6th Edition (1).pdf
MAQUINARIA MINAS CEMA 6th Edition (1).pdf
ssuser562df4
 
QA/QC Manager (Quality management Expert)
QA/QC Manager (Quality management Expert)QA/QC Manager (Quality management Expert)
QA/QC Manager (Quality management Expert)
rccbatchplant
 
"Feed Water Heaters in Thermal Power Plants: Types, Working, and Efficiency G...
"Feed Water Heaters in Thermal Power Plants: Types, Working, and Efficiency G..."Feed Water Heaters in Thermal Power Plants: Types, Working, and Efficiency G...
"Feed Water Heaters in Thermal Power Plants: Types, Working, and Efficiency G...
Infopitaara
 
Smart_Storage_Systems_Production_Engineering.pptx
Smart_Storage_Systems_Production_Engineering.pptxSmart_Storage_Systems_Production_Engineering.pptx
Smart_Storage_Systems_Production_Engineering.pptx
rushikeshnavghare94
 
Value Stream Mapping Worskshops for Intelligent Continuous Security
Value Stream Mapping Worskshops for Intelligent Continuous SecurityValue Stream Mapping Worskshops for Intelligent Continuous Security
Value Stream Mapping Worskshops for Intelligent Continuous Security
Marc Hornbeek
 
RICS Membership-(The Royal Institution of Chartered Surveyors).pdf
RICS Membership-(The Royal Institution of Chartered Surveyors).pdfRICS Membership-(The Royal Institution of Chartered Surveyors).pdf
RICS Membership-(The Royal Institution of Chartered Surveyors).pdf
MohamedAbdelkader115
 
Raish Khanji GTU 8th sem Internship Report.pdf
Raish Khanji GTU 8th sem Internship Report.pdfRaish Khanji GTU 8th sem Internship Report.pdf
Raish Khanji GTU 8th sem Internship Report.pdf
RaishKhanji
 
Fort night presentation new0903 pdf.pdf.
Fort night presentation new0903 pdf.pdf.Fort night presentation new0903 pdf.pdf.
Fort night presentation new0903 pdf.pdf.
anuragmk56
 
railway wheels, descaling after reheating and before forging
railway wheels, descaling after reheating and before forgingrailway wheels, descaling after reheating and before forging
railway wheels, descaling after reheating and before forging
Javad Kadkhodapour
 
Introduction to FLUID MECHANICS & KINEMATICS
Introduction to FLUID MECHANICS &  KINEMATICSIntroduction to FLUID MECHANICS &  KINEMATICS
Introduction to FLUID MECHANICS & KINEMATICS
narayanaswamygdas
 
ELectronics Boards & Product Testing_Shiju.pdf
ELectronics Boards & Product Testing_Shiju.pdfELectronics Boards & Product Testing_Shiju.pdf
ELectronics Boards & Product Testing_Shiju.pdf
Shiju Jacob
 
Reagent dosing (Bredel) presentation.pptx
Reagent dosing (Bredel) presentation.pptxReagent dosing (Bredel) presentation.pptx
Reagent dosing (Bredel) presentation.pptx
AlejandroOdio
 
Metal alkyne complexes.pptx in chemistry
Metal alkyne complexes.pptx in chemistryMetal alkyne complexes.pptx in chemistry
Metal alkyne complexes.pptx in chemistry
mee23nu
 
211421893-M-Tech-CIVIL-Structural-Engineering-pdf.pdf
211421893-M-Tech-CIVIL-Structural-Engineering-pdf.pdf211421893-M-Tech-CIVIL-Structural-Engineering-pdf.pdf
211421893-M-Tech-CIVIL-Structural-Engineering-pdf.pdf
inmishra17121973
 
DATA-DRIVEN SHOULDER INVERSE KINEMATICS YoungBeom Kim1 , Byung-Ha Park1 , Kwa...
DATA-DRIVEN SHOULDER INVERSE KINEMATICS YoungBeom Kim1 , Byung-Ha Park1 , Kwa...DATA-DRIVEN SHOULDER INVERSE KINEMATICS YoungBeom Kim1 , Byung-Ha Park1 , Kwa...
DATA-DRIVEN SHOULDER INVERSE KINEMATICS YoungBeom Kim1 , Byung-Ha Park1 , Kwa...
charlesdick1345
 
International Journal of Distributed and Parallel systems (IJDPS)
International Journal of Distributed and Parallel systems (IJDPS)International Journal of Distributed and Parallel systems (IJDPS)
International Journal of Distributed and Parallel systems (IJDPS)
samueljackson3773
 
Level 1-Safety.pptx Presentation of Electrical Safety
Level 1-Safety.pptx Presentation of Electrical SafetyLevel 1-Safety.pptx Presentation of Electrical Safety
Level 1-Safety.pptx Presentation of Electrical Safety
JoseAlbertoCariasDel
 
Data Structures_Searching and Sorting.pptx
Data Structures_Searching and Sorting.pptxData Structures_Searching and Sorting.pptx
Data Structures_Searching and Sorting.pptx
RushaliDeshmukh2
 
MAQUINARIA MINAS CEMA 6th Edition (1).pdf
MAQUINARIA MINAS CEMA 6th Edition (1).pdfMAQUINARIA MINAS CEMA 6th Edition (1).pdf
MAQUINARIA MINAS CEMA 6th Edition (1).pdf
ssuser562df4
 
QA/QC Manager (Quality management Expert)
QA/QC Manager (Quality management Expert)QA/QC Manager (Quality management Expert)
QA/QC Manager (Quality management Expert)
rccbatchplant
 
"Feed Water Heaters in Thermal Power Plants: Types, Working, and Efficiency G...
"Feed Water Heaters in Thermal Power Plants: Types, Working, and Efficiency G..."Feed Water Heaters in Thermal Power Plants: Types, Working, and Efficiency G...
"Feed Water Heaters in Thermal Power Plants: Types, Working, and Efficiency G...
Infopitaara
 
Smart_Storage_Systems_Production_Engineering.pptx
Smart_Storage_Systems_Production_Engineering.pptxSmart_Storage_Systems_Production_Engineering.pptx
Smart_Storage_Systems_Production_Engineering.pptx
rushikeshnavghare94
 

Introducing Embedded Systems and the Microcontrollers

  • 1. Introducing Embedded Systems and the Microcontrollers Ravikumar Tiwari Assistant Professor Dept. of Electronics, G.H. Raisoni College of Engineering(Autonomous),Nagpur [email protected]
  • 2. System Definition R.K.Tiwari([email protected])  A way of working, organizing or performing one or many tasks according to a fixed set of rules, program or plan.
  • 3. System Definition R.K.Tiwari([email protected]) • Also an arrangement in which all units assemble and work together according to a program or plan.
  • 4. Examples of Systems  Time display system – A watch  Automatic cloth washing system – A washing machine R.K.Tiwari([email protected])
  • 5. Embedded System Definitions:  1. “An embedded system is a system that has software embedded into computer-hardware, which makes a system dedicated for an application (s) or specific part of an application or product or part of a larger system.” – Rajkamal R.K.Tiwari([email protected])
  • 6. Embedded System Definitions:  2. “An embedded system is one that has a dedicated purpose software embedded in a computer hardware.” –Rajkamal R.K.Tiwari([email protected])
  • 7. Embedded System Definitions:  3. “It is a dedicated computer based system for an application(s) or product. It may be an independent system or a part of large system. Its software usually embeds into a ROM (Read Only Memory) or flash.” – Rajkamal R.K.Tiwari([email protected])
  • 8. Embedded System Definitions:  “It is any device that includes a programmable computer but is not itself intended to be a general purpose computer.” – Wayne Wolf R.K.Tiwari([email protected])
  • 9. Embedded System Definitions:  “Embedded Systems are the electronic systems that contain a microprocessor or a microcontroller, but we do not think of them as computers– the computer is hidden or embedded in the system.” – Todd D. Morton R.K.Tiwari([email protected])
  • 10. Let’s consider a Computer A computer is a system that has the following or more components.  A microprocessor  A large memory comprising the following two kinds:  (a) Primary memory (semiconductor memories - RAM, ROM and fast accessible caches) R.K.Tiwari([email protected])
  • 11. Computer  (b) Secondary memory [(magnetic memory located in hard disks, diskettes and cartridge tapes, optical memory in CD-ROM or memory stick (in mobile computer)] using which different user programs can load into the primary memory and can be run. I/O units such as touch screen, modem, fax cum modem etc. R.K.Tiwari([email protected])
  • 12. Computer  Input units such as keyboard, mouse, digitizer, scanner, etc.  Output units like LCD screen, video monitor, printer, etc.  Networking units like Ethernet card, front-end processor-based server, bus drivers, etc.  Operating system (OS).  General purpose user interfaces and application- software, mostly in secondary memory R.K.Tiwari([email protected])
  • 13. Now consider Embedded system –Three main embedded components  1.Embeds hardware to give computer like functionalities  2.Embeds main application software generally into flash or ROM and the application software performs concurrently the number of tasks. R.K.Tiwari([email protected])
  • 14. Embedded system components  3.Embeds a real time operating system ( RTOS), which supervises the application software tasks running on the hardware and organizes the accesses to system resources according to priorities and timing constraints of tasks in the system. R.K.Tiwari([email protected])
  • 15. Embedded system RTOS  Enables execution of concurrent processes or threads or tasks  Provides a mechanism to let the processor run each process as per scheduling and to do context-switch between the various processes (threads or tasks)  RTOS sets the rules during execution of application processes to enable finishing of a process within the assigned time interval and with assigned priority. R.K.Tiwari([email protected])
  • 17. Sophisticated Embedded System Characteristics  Dedicated functions  Dedicated complex algorithms  Dedicated (GUIs) and other user interfaces for the application R.K.Tiwari([email protected])
  • 18. Sophisticated Embedded System Characteristics-Contd.  Real time operations— Defines the ways in which the system works, reacts to the events and interrupts, schedules the system functioning in real time and executes by following a plan to control the latencies and to meet the deadlines. [Latency — Waiting interval between the instance at which a need to run the codes arises for task (or interrupt service routine) following an event and instance of start executing the codes] R.K.Tiwari([email protected])
  • 19. Sophisticated Embedded System Characteristics-Contd.  Multi-rate operations — Different operations may take place at distinct rates. For example, the audio, video, network data or stream and events have the different rates and time constraints to finish associated processes. R.K.Tiwari([email protected])
  • 20. Constraints of an Embedded System Design  Available system-memory  Available processor speed  Limited power dissipation when running the system continuously in cycles of the system start, wait for event, wake-up and run, sleep and stop. R.K.Tiwari([email protected])
  • 21. System design constraints  Performance,  power,  size,  non-recurring design cost, and  manufacturing costs. R.K.Tiwari([email protected])
  • 22. RISC  RISC, or Reduced Instruction Set Computer. is a type of microprocessor architecture that utilizes a small, highly-optimized set of instructions, rather than a more specialized set of instructions often found in other types of architectures. R.K.Tiwari([email protected])
  • 23. Design Feature that Characterizes RISC  one cycle execution time: RISC processors have a CPI (clock per instruction) of one cycle. This is due to the optimization of each instruction on the CPU and a technique called pipelining.  pipelining: a techique that allows for simultaneous execution of parts, or stages, of instructions to more efficiently process instructions R.K.Tiwari([email protected])
  • 24. Design Feature that Characterizes RISC  large number of registers: the RISC design philosophy generally incorporates a larger number of registers to prevent in large amounts of interactions with memory R.K.Tiwari([email protected])
  • 25. How pipelining Works?  Pipelining, a standard feature in RISC processors, is much like an assembly line  Because the processor works on different steps of the instruction at the same time, more instructions can be executed in a shorter period of time R.K.Tiwari([email protected])
  • 26. How pipelining Works?  A useful method of demonstrating this is the laundry analogy. R.K.Tiwari([email protected])
  • 27. How pipelining Works?  Let's say that there are four loads of dirty laundry that need to be washed, dried, and folded. We could put the the first load in the washer for 30 minutes, dry it for 40 minutes, and then take 20 minutes to fold the clothes. Then pick up the second load and wash, dry, and fold, and repeat for the third and fourth loads. Supposing we started at 6 PM and worked as efficiently as possible, we would still be doing laundry until midnight. R.K.Tiwari([email protected]) Source: http://www.ece.arizona.edu/~ece462/Lec03- pipe/
  • 28. How pipelining Works?  However, a smarter approach to the problem would be to put the second load of dirty laundry into the washer after the first was already clean and whirling happily in the dryer. Then, while the first load was being folded, the second load would dry, and a third load could be added to the pipeline of laundry. Using this method, the laundry would be finished by 9:30. R.K.Tiwari([email protected]) Source: http://www.ece.arizona.edu/~ece462/Lec03-pipe/ (Source: http://www.inf.fh- dortmund.de/person/prof/si/risc/intro_to_risc/irt0_index.html)
  • 29. RISC Pipeline  A RISC processor pipeline operates in much the same way, although the stages in the pipeline are different.  While different processors have different numbers of steps, they are basically variations of these five, used in the MIPS R3000 processor R.K.Tiwari([email protected])
  • 30. RISC Pipeline  1.fetch instructions from memory  2.read registers and decode the instruction  3.execute the instruction or calculate an address  4.access an operand in data memory  5.write the result into a register R.K.Tiwari([email protected])
  • 31. RISC Pipeline  the length of the pipeline is dependent on the length of the longest step R.K.Tiwari([email protected])
  • 32. Pipeline Development(Methods of Pipelining)  Superpipelining refers to dividing the pipeline into more steps.  The more pipe stages there are, the faster the pipeline is because each stage is then shorter.  Ideally, a pipeline with five stages should be five times faster than a non- pipelined processor (or rather, a pipeline with one stage). R.K.Tiwari([email protected])
  • 33. Pipeline Development(Methods of Pipelining)  Examples;  1.Instruction Fetch (First Half)  2.Instruction Fetch (Second Half)  3.Register Fetch  4.Instruction Execute  5.Data Cache Access (First Half)  6.Data Cache Access (Second Half)  7.Tag Check  8.Write Back R.K.Tiwari([email protected])
  • 34. Pipeline Development(Methods of Pipelining) • Superscalar pipelining involves multiple pipelines in parallel. • Internal components of the processor are replicated so it can launch multiple instructions in some or all of its pipeline stages R.K.Tiwari([email protected])
  • 35. Pipeline Development(Methods of Pipelining)  Dynamic pipelines have the capability to schedule around stalls.  A dynamic pipeline is divided into three units: the instruction fetch and decode unit, five to ten execute or functional units, and a commit unit. R.K.Tiwari([email protected])
  • 36. Pipeline Development(Methods of Pipelining)  Dynamic is combination of Superpipelining & superscalar pipeline R.K.Tiwari([email protected])
  • 37. Thank you for you Attention!!! Any Question..?? R.K.Tiwari([email protected])