SlideShare a Scribd company logo
LOGIC GATES
 Logic gates are the basic building blocks of any digital
system.
 It is an electronic circuit having one or more than one
input and only one output.
 The relationship between the input and the output is
based on a certain logic.
09-05-2020 RAMCO INSTITUTE OF TEHNOLOGY 1
CLASSIFICATION
09-05-2020 RAMCO INSTITUTE OF TEHNOLOGY 2
SYMBOLS
09-05-2020 RAMCO INSTITUTE OF TEHNOLOGY 3
BASIC LOGIC GATES
09-05-2020 RAMCO INSTITUTE OF TEHNOLOGY 4
AND GATE
 The output of AND gate is high (‘1’) if all of its inputs are
high (‘1’).
 The output of AND gate is low (‘0’) if any one of its inputs
is low (‘0’).
09-05-2020 RAMCO INSTITUTE OF TEHNOLOGY 5
LOGIC SYMBOL
09-05-2020 RAMCO INSTITUTE OF TEHNOLOGY 6
TIMING DIAGRAM
09-05-2020 RAMCO INSTITUTE OF TEHNOLOGY 7
TRUTH TABLE
A B Y = A.B
0 0 0
0 1 0
1 0 0
1 1 1
A B C Y = A.B.C
0 0 0 0
0 0 1 0
0 1 0 0
0 1 1 0
1 0 0 0
1 0 1 0
1 1 0 0
1 1 1 1
09-05-2020 RAMCO INSTITUTE OF TEHNOLOGY 8
09-05-2020 RAMCO INSTITUTE OF TEHNOLOGY 9
09-05-2020 RAMCO INSTITUTE OF TEHNOLOGY 10
09-05-2020 RAMCO INSTITUTE OF TEHNOLOGY 11
09-05-2020 RAMCO INSTITUTE OF TEHNOLOGY 12
OR GATE
 The output of OR gate is high (‘1’) if any one of its inputs is
high (‘1’).
 The output of OR gate is low (‘0’) if all of its inputs are low
(‘0’).
09-05-2020 RAMCO INSTITUTE OF TEHNOLOGY 13
LOGIC SYMBOL
09-05-2020 RAMCO INSTITUTE OF TEHNOLOGY 14
TIMING DIAGRAM
09-05-2020 RAMCO INSTITUTE OF TEHNOLOGY 15
TRUTH TABLE
A B Y = A+B
0 0 0
0 1 1
1 0 1
1 1 1
A B C Y =
A+B+C
0 0 0 0
0 0 1 1
0 1 0 1
0 1 1 1
1 0 0 1
1 0 1 1
1 1 0 1
1 1 1 1
09-05-2020 RAMCO INSTITUTE OF TEHNOLOGY 16
09-05-2020 RAMCO INSTITUTE OF TEHNOLOGY 17
09-05-2020 RAMCO INSTITUTE OF TEHNOLOGY 18
09-05-2020 RAMCO INSTITUTE OF TEHNOLOGY 19
09-05-2020 RAMCO INSTITUTE OF TEHNOLOGY 20
NOT GATE
 The output of NOT gate is high (‘1’) if its input is low (‘0’).
 The output of NOT gate is low (‘0’) if its input is high (‘1’).
 It is clear that NOT gate simply inverts the given input.
 Since NOT gate simply inverts the given input, therefore it
is also known as Inverter Gate.
09-05-2020 RAMCO INSTITUTE OF TEHNOLOGY 21
LOGIC SYMBOL
09-05-2020 RAMCO INSTITUTE OF TEHNOLOGY 22
TIMING DIAGRAM
09-05-2020 RAMCO INSTITUTE OF TEHNOLOGY 23
TRUTH TABLE
A Y = A’
0
1
1
0
09-05-2020 RAMCO INSTITUTE OF TEHNOLOGY 24
09-05-2020 RAMCO INSTITUTE OF TEHNOLOGY 25
09-05-2020 RAMCO INSTITUTE OF TEHNOLOGY 26
UNIVERSAL LOGIC GATES
09-05-2020 RAMCO INSTITUTE OF TEHNOLOGY 27
NAND GATE
 A NAND Gate is constructed by connecting a NOT Gate at
the output terminal of the AND Gate.
 The output of NAND gate is high (‘1’) if at least one of its
inputs is low (‘0’).
 The output of NAND gate is low (‘0’) if all of its inputs are
high (‘1’).
09-05-2020 RAMCO INSTITUTE OF TEHNOLOGY 28
LOGIC SYMBOL
09-05-2020 RAMCO INSTITUTE OF TEHNOLOGY 29
TIMING DIAGRAM
09-05-2020 RAMCO INSTITUTE OF TEHNOLOGY 30
TRUTH TABLE
A B Y =
(A.B)’
0 0 1
0 1 1
1 0 1
1 1 0
A B C Y =
(A.B.C)’
0 0 0 1
0 0 1 1
0 1 0 1
0 1 1 1
1 0 0 1
1 0 1 1
1 1 0 1
1 1 1 0
09-05-2020 RAMCO INSTITUTE OF TEHNOLOGY 31
09-05-2020 RAMCO INSTITUTE OF TEHNOLOGY 32
09-05-2020 RAMCO INSTITUTE OF TEHNOLOGY 33
09-05-2020 RAMCO INSTITUTE OF TEHNOLOGY 34
09-05-2020 RAMCO INSTITUTE OF TEHNOLOGY 35
NOR GATE
 A NOR Gate is constructed by connecting a NOT Gate at
the output terminal of the OR Gate.
 The output of OR gate is high (‘1’) if all of its inputs are low
(‘0’).
 The output of OR gate is low (‘0’) if any of its inputs is high
(‘1’).
09-05-2020 RAMCO INSTITUTE OF TEHNOLOGY 36
LOGIC SYMBOL
09-05-2020 RAMCO INSTITUTE OF TEHNOLOGY 37
TIMING DIAGRAM
09-05-2020 RAMCO INSTITUTE OF TEHNOLOGY 38
TRUTH TABLE
A B Y =
(A+B)’
0 0 1
0 1 0
1 0 0
1 1 0
A B C Y =
(A+B+C)’
0 0 0 1
0 0 1 0
0 1 0 0
0 1 1 0
1 0 0 0
1 0 1 0
1 1 0 0
1 1 1 0
09-05-2020 RAMCO INSTITUTE OF TEHNOLOGY 39
09-05-2020 RAMCO INSTITUTE OF TEHNOLOGY 40
09-05-2020 RAMCO INSTITUTE OF TEHNOLOGY 41
09-05-2020 RAMCO INSTITUTE OF TEHNOLOGY 42
09-05-2020 RAMCO INSTITUTE OF TEHNOLOGY 43
OTHER LOGIC GATES
09-05-2020 RAMCO INSTITUTE OF TEHNOLOGY 44
EXOR GATE
 The logic gate which gives high output (i.e., 1) if either
input A or input B but not both are high (i.e. 1) is called
exclusive OR gate or the XOR gate.
 It may be noted that if both the inputs of the XOR gate are
high, then the output is low (i.e., 0).
09-05-2020 RAMCO INSTITUTE OF TEHNOLOGY 45
LOGIC SYMBOL
09-05-2020 RAMCO INSTITUTE OF TEHNOLOGY 46
TRUTH TABLE
A B Y =
A ⊕ B
0 0 0
0 1 1
1 0 1
1 1 0
A B C Y =
A ⊕ B ⊕ C
0 0 0 0
0 0 1 1
0 1 0 1
0 1 1 0
1 0 0 1
1 0 1 0
1 1 0 0
1 1 1 1
09-05-2020 RAMCO INSTITUTE OF TEHNOLOGY 47
09-05-2020 RAMCO INSTITUTE OF TEHNOLOGY 48
09-05-2020 RAMCO INSTITUTE OF TEHNOLOGY 49
09-05-2020 RAMCO INSTITUTE OF TEHNOLOGY 50
09-05-2020 RAMCO INSTITUTE OF TEHNOLOGY 51
EXNOR GATE
 The logic function implemented by a 2-input Ex-NOR gate
is given as “when both A AND B are the SAME” will give an
output at Q.
 In general, an Exclusive-NOR gate will give an output value
of logic “1” ONLY when there are an EVEN number of 1’s on
the inputs to the gate (the inverse of the Ex-OR gate)
except when all its inputs are “LOW”.
09-05-2020 RAMCO INSTITUTE OF TEHNOLOGY 52
LOGIC SYMBOL
09-05-2020 RAMCO INSTITUTE OF TEHNOLOGY 53
TRUTH TABLE
A B Y =
(A ⊕ B)’
0 0 1
0 1 0
1 0 0
1 1 1
A B C Y =
(A ⊕ B ⊕ C)’
0 0 0 1
0 0 1 0
0 1 0 0
0 1 1 1
1 0 0 0
1 0 1 1
1 1 0 1
1 1 1 0
09-05-2020 RAMCO INSTITUTE OF TEHNOLOGY 54
09-05-2020 RAMCO INSTITUTE OF TEHNOLOGY 55
09-05-2020 RAMCO INSTITUTE OF TEHNOLOGY 56
09-05-2020 RAMCO INSTITUTE OF TEHNOLOGY 57
09-05-2020 RAMCO INSTITUTE OF TEHNOLOGY 58
LOGIC GATES and THEIR ICs
IC NUMBER NAME OF THE GATE
7400 NAND
7402 NOR
7404 NOT
7408 AND
7432 OR
7486 EXOR/ XOR/ EOR
74266 EXNOR/ XNOR/ ENOR
09-05-2020 RAMCO INSTITUTE OF TEHNOLOGY 59
09-05-2020 RAMCO INSTITUTE OF TEHNOLOGY 60
09-05-2020 RAMCO INSTITUTE OF TEHNOLOGY 61
09-05-2020 RAMCO INSTITUTE OF TEHNOLOGY 62
09-05-2020 RAMCO INSTITUTE OF TEHNOLOGY 63
Ad

More Related Content

What's hot (20)

Combinational circuit
Combinational circuitCombinational circuit
Combinational circuit
SIVALAKSHMIPANNEERSE
 
BOOLEAN ALGEBRA & LOGIC GATE
BOOLEAN ALGEBRA & LOGIC GATEBOOLEAN ALGEBRA & LOGIC GATE
BOOLEAN ALGEBRA & LOGIC GATE
Ideal Eyes Business College
 
latches
 latches latches
latches
Unsa Shakir
 
Practical Uses of Logic Gates
Practical Uses of Logic GatesPractical Uses of Logic Gates
Practical Uses of Logic Gates
Abiral Gautam
 
Latches and flip flop
Latches and flip flopLatches and flip flop
Latches and flip flop
Shuaib Hotak
 
Presentation On Logic Gate
Presentation On Logic Gate Presentation On Logic Gate
Presentation On Logic Gate
Nazrul Islam
 
OR, AND, NOT Gates
OR, AND, NOT GatesOR, AND, NOT Gates
OR, AND, NOT Gates
Md. Nazmus Saqib Khan
 
Combinational circuits
Combinational circuitsCombinational circuits
Combinational circuits
SARITHA REDDY
 
Multiplexers
MultiplexersMultiplexers
Multiplexers
DrSonali Vyas
 
Logic gates - AND, OR, NOT, NOR, NAND, XOR, XNOR Gates.
Logic gates - AND, OR, NOT, NOR, NAND, XOR, XNOR Gates.Logic gates - AND, OR, NOT, NOR, NAND, XOR, XNOR Gates.
Logic gates - AND, OR, NOT, NOR, NAND, XOR, XNOR Gates.
Satya P. Joshi
 
BOOLEAN ALGEBRA AND LOGIC GATE
BOOLEAN ALGEBRA AND LOGIC GATE BOOLEAN ALGEBRA AND LOGIC GATE
BOOLEAN ALGEBRA AND LOGIC GATE
Tamim Tanvir
 
Digital electronics
Digital electronicsDigital electronics
Digital electronics
Afghanistan civil aviation institute
 
Shift Registers
Shift RegistersShift Registers
Shift Registers
Abhilash Nair
 
Digital logic gates and Boolean algebra
Digital logic gates and Boolean algebraDigital logic gates and Boolean algebra
Digital logic gates and Boolean algebra
SARITHA REDDY
 
Digital Logic circuit
Digital Logic circuitDigital Logic circuit
Digital Logic circuit
kavitha muneeshwaran
 
Encoder
EncoderEncoder
Encoder
Mahmudul Hasan
 
Digital Logic & Design (DLD) presentation
Digital Logic & Design (DLD) presentationDigital Logic & Design (DLD) presentation
Digital Logic & Design (DLD) presentation
foyez ahammad
 
Half subtracter
Half subtracterHalf subtracter
Half subtracter
awais ahmad
 
Programmable logic devices
Programmable logic devicesProgrammable logic devices
Programmable logic devices
ISMT College
 
sequential circuits
sequential circuitssequential circuits
sequential circuits
Unsa Shakir
 

Similar to Logic gates and its realization (20)

logic circuits_walla2_c++_download_Welcome.pdf
logic circuits_walla2_c++_download_Welcome.pdflogic circuits_walla2_c++_download_Welcome.pdf
logic circuits_walla2_c++_download_Welcome.pdf
yyu8u
 
Logic gate
Logic gateLogic gate
Logic gate
Nazim Naeem
 
logic gates.pptx
logic gates.pptxlogic gates.pptx
logic gates.pptx
aravind649229
 
Cse
CseCse
Cse
Aarti Masal
 
digital electronics .pptx
digital electronics .pptxdigital electronics .pptx
digital electronics .pptx
Ajaykumar967485
 
Electronics lec 10
Electronics lec 10Electronics lec 10
Electronics lec 10
Mohamed Abd Elghaffar
 
Digital electronics lab
Digital electronics labDigital electronics lab
Digital electronics lab
swatymanoja
 
De lab manual
De lab manualDe lab manual
De lab manual
Naga Rajan
 
Logic gates
Logic gatesLogic gates
Logic gates
School of Design Engineering Fashion & Technology (DEFT), University of Wales, Newport
 
K-Map, Logic Gates.pdf .
K-Map, Logic Gates.pdf                   .K-Map, Logic Gates.pdf                   .
K-Map, Logic Gates.pdf .
happycocoman
 
Deld lab manual
Deld lab manualDeld lab manual
Deld lab manual
Vivek Kumar Sinha
 
Logic Gates - R.D.Sivakumar
Logic Gates - R.D.SivakumarLogic Gates - R.D.Sivakumar
Logic Gates - R.D.Sivakumar
Sivakumar R D .
 
Logic gates and Boolean Algebra_VSG
Logic gates and Boolean Algebra_VSGLogic gates and Boolean Algebra_VSG
Logic gates and Boolean Algebra_VSG
VaibhavGalbale1
 
Experiment write-vhdl-code-for-realize-all-logic-gates
Experiment write-vhdl-code-for-realize-all-logic-gatesExperiment write-vhdl-code-for-realize-all-logic-gates
Experiment write-vhdl-code-for-realize-all-logic-gates
Ricardo Castro
 
Logic gatesrevised.ppt
Logic gatesrevised.pptLogic gatesrevised.ppt
Logic gatesrevised.ppt
DevanDev7
 
combinational-circuit____gates_456788 (2).docx
combinational-circuit____gates_456788 (2).docxcombinational-circuit____gates_456788 (2).docx
combinational-circuit____gates_456788 (2).docx
Ajanya5
 
PLA
PLAPLA
PLA
Syed Saeed
 
Programmable Logic Array(PLA), digital circuits
Programmable Logic Array(PLA), digital circuits Programmable Logic Array(PLA), digital circuits
Programmable Logic Array(PLA), digital circuits
warda aziz
 
Hardware combinational
Hardware combinationalHardware combinational
Hardware combinational
Defri Tan
 
Digital Logic & Computer Architecture Practical Book by Yasir Ahmed Khan
Digital Logic & Computer Architecture Practical Book by Yasir Ahmed KhanDigital Logic & Computer Architecture Practical Book by Yasir Ahmed Khan
Digital Logic & Computer Architecture Practical Book by Yasir Ahmed Khan
Yasir Khan
 
logic circuits_walla2_c++_download_Welcome.pdf
logic circuits_walla2_c++_download_Welcome.pdflogic circuits_walla2_c++_download_Welcome.pdf
logic circuits_walla2_c++_download_Welcome.pdf
yyu8u
 
digital electronics .pptx
digital electronics .pptxdigital electronics .pptx
digital electronics .pptx
Ajaykumar967485
 
Digital electronics lab
Digital electronics labDigital electronics lab
Digital electronics lab
swatymanoja
 
K-Map, Logic Gates.pdf .
K-Map, Logic Gates.pdf                   .K-Map, Logic Gates.pdf                   .
K-Map, Logic Gates.pdf .
happycocoman
 
Logic Gates - R.D.Sivakumar
Logic Gates - R.D.SivakumarLogic Gates - R.D.Sivakumar
Logic Gates - R.D.Sivakumar
Sivakumar R D .
 
Logic gates and Boolean Algebra_VSG
Logic gates and Boolean Algebra_VSGLogic gates and Boolean Algebra_VSG
Logic gates and Boolean Algebra_VSG
VaibhavGalbale1
 
Experiment write-vhdl-code-for-realize-all-logic-gates
Experiment write-vhdl-code-for-realize-all-logic-gatesExperiment write-vhdl-code-for-realize-all-logic-gates
Experiment write-vhdl-code-for-realize-all-logic-gates
Ricardo Castro
 
Logic gatesrevised.ppt
Logic gatesrevised.pptLogic gatesrevised.ppt
Logic gatesrevised.ppt
DevanDev7
 
combinational-circuit____gates_456788 (2).docx
combinational-circuit____gates_456788 (2).docxcombinational-circuit____gates_456788 (2).docx
combinational-circuit____gates_456788 (2).docx
Ajanya5
 
Programmable Logic Array(PLA), digital circuits
Programmable Logic Array(PLA), digital circuits Programmable Logic Array(PLA), digital circuits
Programmable Logic Array(PLA), digital circuits
warda aziz
 
Hardware combinational
Hardware combinationalHardware combinational
Hardware combinational
Defri Tan
 
Digital Logic & Computer Architecture Practical Book by Yasir Ahmed Khan
Digital Logic & Computer Architecture Practical Book by Yasir Ahmed KhanDigital Logic & Computer Architecture Practical Book by Yasir Ahmed Khan
Digital Logic & Computer Architecture Practical Book by Yasir Ahmed Khan
Yasir Khan
 
Ad

Recently uploaded (20)

MAQUINARIA MINAS CEMA 6th Edition (1).pdf
MAQUINARIA MINAS CEMA 6th Edition (1).pdfMAQUINARIA MINAS CEMA 6th Edition (1).pdf
MAQUINARIA MINAS CEMA 6th Edition (1).pdf
ssuser562df4
 
DT REPORT by Tech titan GROUP to introduce the subject design Thinking
DT REPORT by Tech titan GROUP to introduce the subject design ThinkingDT REPORT by Tech titan GROUP to introduce the subject design Thinking
DT REPORT by Tech titan GROUP to introduce the subject design Thinking
DhruvChotaliya2
 
Artificial Intelligence (AI) basics.pptx
Artificial Intelligence (AI) basics.pptxArtificial Intelligence (AI) basics.pptx
Artificial Intelligence (AI) basics.pptx
aditichinar
 
introduction to machine learining for beginers
introduction to machine learining for beginersintroduction to machine learining for beginers
introduction to machine learining for beginers
JoydebSheet
 
Data Structures_Searching and Sorting.pptx
Data Structures_Searching and Sorting.pptxData Structures_Searching and Sorting.pptx
Data Structures_Searching and Sorting.pptx
RushaliDeshmukh2
 
Gas Power Plant for Power Generation System
Gas Power Plant for Power Generation SystemGas Power Plant for Power Generation System
Gas Power Plant for Power Generation System
JourneyWithMe1
 
BCS401 ADA Second IA Test Question Bank.pdf
BCS401 ADA Second IA Test Question Bank.pdfBCS401 ADA Second IA Test Question Bank.pdf
BCS401 ADA Second IA Test Question Bank.pdf
VENKATESHBHAT25
 
Unit III.pptx IT3401 web essentials presentatio
Unit III.pptx IT3401 web essentials presentatioUnit III.pptx IT3401 web essentials presentatio
Unit III.pptx IT3401 web essentials presentatio
lakshitakumar291
 
Degree_of_Automation.pdf for Instrumentation and industrial specialist
Degree_of_Automation.pdf for  Instrumentation  and industrial specialistDegree_of_Automation.pdf for  Instrumentation  and industrial specialist
Degree_of_Automation.pdf for Instrumentation and industrial specialist
shreyabhosale19
 
Dust Suppressants: A Sustainable Approach to Dust Pollution Control
Dust Suppressants: A Sustainable Approach to Dust Pollution ControlDust Suppressants: A Sustainable Approach to Dust Pollution Control
Dust Suppressants: A Sustainable Approach to Dust Pollution Control
Janapriya Roy
 
Elevate Your Workflow
Elevate Your WorkflowElevate Your Workflow
Elevate Your Workflow
NickHuld
 
Machine learning project on employee attrition detection using (2).pptx
Machine learning project on employee attrition detection using (2).pptxMachine learning project on employee attrition detection using (2).pptx
Machine learning project on employee attrition detection using (2).pptx
rajeswari89780
 
Building Security Systems in Architecture.pdf
Building Security Systems in Architecture.pdfBuilding Security Systems in Architecture.pdf
Building Security Systems in Architecture.pdf
rabiaatif2
 
Avnet Silica's PCIM 2025 Highlights Flyer
Avnet Silica's PCIM 2025 Highlights FlyerAvnet Silica's PCIM 2025 Highlights Flyer
Avnet Silica's PCIM 2025 Highlights Flyer
WillDavies22
 
RESORT MANAGEMENT AND RESERVATION SYSTEM PROJECT REPORT.
RESORT MANAGEMENT AND RESERVATION SYSTEM PROJECT REPORT.RESORT MANAGEMENT AND RESERVATION SYSTEM PROJECT REPORT.
RESORT MANAGEMENT AND RESERVATION SYSTEM PROJECT REPORT.
Kamal Acharya
 
Value Stream Mapping Worskshops for Intelligent Continuous Security
Value Stream Mapping Worskshops for Intelligent Continuous SecurityValue Stream Mapping Worskshops for Intelligent Continuous Security
Value Stream Mapping Worskshops for Intelligent Continuous Security
Marc Hornbeek
 
Lecture 13 (Air and Noise Pollution and their Control) (1).pptx
Lecture 13 (Air and Noise Pollution and their Control) (1).pptxLecture 13 (Air and Noise Pollution and their Control) (1).pptx
Lecture 13 (Air and Noise Pollution and their Control) (1).pptx
huzaifabilalshams
 
Basic Principles for Electronics Students
Basic Principles for Electronics StudentsBasic Principles for Electronics Students
Basic Principles for Electronics Students
cbdbizdev04
 
Level 1-Safety.pptx Presentation of Electrical Safety
Level 1-Safety.pptx Presentation of Electrical SafetyLevel 1-Safety.pptx Presentation of Electrical Safety
Level 1-Safety.pptx Presentation of Electrical Safety
JoseAlbertoCariasDel
 
Fort night presentation new0903 pdf.pdf.
Fort night presentation new0903 pdf.pdf.Fort night presentation new0903 pdf.pdf.
Fort night presentation new0903 pdf.pdf.
anuragmk56
 
MAQUINARIA MINAS CEMA 6th Edition (1).pdf
MAQUINARIA MINAS CEMA 6th Edition (1).pdfMAQUINARIA MINAS CEMA 6th Edition (1).pdf
MAQUINARIA MINAS CEMA 6th Edition (1).pdf
ssuser562df4
 
DT REPORT by Tech titan GROUP to introduce the subject design Thinking
DT REPORT by Tech titan GROUP to introduce the subject design ThinkingDT REPORT by Tech titan GROUP to introduce the subject design Thinking
DT REPORT by Tech titan GROUP to introduce the subject design Thinking
DhruvChotaliya2
 
Artificial Intelligence (AI) basics.pptx
Artificial Intelligence (AI) basics.pptxArtificial Intelligence (AI) basics.pptx
Artificial Intelligence (AI) basics.pptx
aditichinar
 
introduction to machine learining for beginers
introduction to machine learining for beginersintroduction to machine learining for beginers
introduction to machine learining for beginers
JoydebSheet
 
Data Structures_Searching and Sorting.pptx
Data Structures_Searching and Sorting.pptxData Structures_Searching and Sorting.pptx
Data Structures_Searching and Sorting.pptx
RushaliDeshmukh2
 
Gas Power Plant for Power Generation System
Gas Power Plant for Power Generation SystemGas Power Plant for Power Generation System
Gas Power Plant for Power Generation System
JourneyWithMe1
 
BCS401 ADA Second IA Test Question Bank.pdf
BCS401 ADA Second IA Test Question Bank.pdfBCS401 ADA Second IA Test Question Bank.pdf
BCS401 ADA Second IA Test Question Bank.pdf
VENKATESHBHAT25
 
Unit III.pptx IT3401 web essentials presentatio
Unit III.pptx IT3401 web essentials presentatioUnit III.pptx IT3401 web essentials presentatio
Unit III.pptx IT3401 web essentials presentatio
lakshitakumar291
 
Degree_of_Automation.pdf for Instrumentation and industrial specialist
Degree_of_Automation.pdf for  Instrumentation  and industrial specialistDegree_of_Automation.pdf for  Instrumentation  and industrial specialist
Degree_of_Automation.pdf for Instrumentation and industrial specialist
shreyabhosale19
 
Dust Suppressants: A Sustainable Approach to Dust Pollution Control
Dust Suppressants: A Sustainable Approach to Dust Pollution ControlDust Suppressants: A Sustainable Approach to Dust Pollution Control
Dust Suppressants: A Sustainable Approach to Dust Pollution Control
Janapriya Roy
 
Elevate Your Workflow
Elevate Your WorkflowElevate Your Workflow
Elevate Your Workflow
NickHuld
 
Machine learning project on employee attrition detection using (2).pptx
Machine learning project on employee attrition detection using (2).pptxMachine learning project on employee attrition detection using (2).pptx
Machine learning project on employee attrition detection using (2).pptx
rajeswari89780
 
Building Security Systems in Architecture.pdf
Building Security Systems in Architecture.pdfBuilding Security Systems in Architecture.pdf
Building Security Systems in Architecture.pdf
rabiaatif2
 
Avnet Silica's PCIM 2025 Highlights Flyer
Avnet Silica's PCIM 2025 Highlights FlyerAvnet Silica's PCIM 2025 Highlights Flyer
Avnet Silica's PCIM 2025 Highlights Flyer
WillDavies22
 
RESORT MANAGEMENT AND RESERVATION SYSTEM PROJECT REPORT.
RESORT MANAGEMENT AND RESERVATION SYSTEM PROJECT REPORT.RESORT MANAGEMENT AND RESERVATION SYSTEM PROJECT REPORT.
RESORT MANAGEMENT AND RESERVATION SYSTEM PROJECT REPORT.
Kamal Acharya
 
Value Stream Mapping Worskshops for Intelligent Continuous Security
Value Stream Mapping Worskshops for Intelligent Continuous SecurityValue Stream Mapping Worskshops for Intelligent Continuous Security
Value Stream Mapping Worskshops for Intelligent Continuous Security
Marc Hornbeek
 
Lecture 13 (Air and Noise Pollution and their Control) (1).pptx
Lecture 13 (Air and Noise Pollution and their Control) (1).pptxLecture 13 (Air and Noise Pollution and their Control) (1).pptx
Lecture 13 (Air and Noise Pollution and their Control) (1).pptx
huzaifabilalshams
 
Basic Principles for Electronics Students
Basic Principles for Electronics StudentsBasic Principles for Electronics Students
Basic Principles for Electronics Students
cbdbizdev04
 
Level 1-Safety.pptx Presentation of Electrical Safety
Level 1-Safety.pptx Presentation of Electrical SafetyLevel 1-Safety.pptx Presentation of Electrical Safety
Level 1-Safety.pptx Presentation of Electrical Safety
JoseAlbertoCariasDel
 
Fort night presentation new0903 pdf.pdf.
Fort night presentation new0903 pdf.pdf.Fort night presentation new0903 pdf.pdf.
Fort night presentation new0903 pdf.pdf.
anuragmk56
 
Ad

Logic gates and its realization