SlideShare a Scribd company logo
1
An integrated circuit that contains the entire 
central processing unit of a computer on a 
single chip. 
The first microprocessors emerged in the early 
1970s by Intel. 
At the heart of all personal computers and 
most workstations sits a microprocessor. 
2
Microprocessors also control the logic of 
almost all digital devices, from clock 
radios to fuel-injection system for 
automobiles. 
Figure: Intel 4004, the first general-purpose, 
commercial microprocessor. 
3
4
TTOOPPIICCSS WWEE AARREE GGOOIINNGG TTOO 
CCOOVVEERR 
5
The 6800 is an 8-bit microprocessor 
produced by Motorola and released shortly 
after the Intel 8080 in late 1974. 
It had 78 instructions. 
This microprocessor also had a couple of 
extra instructions added to it’s instruction 
sets. 6
 It may have been the first microprocessor with 
an index register. 
It was usually packaged in a 40 pin DIP (dual-inline 
package). 
Fig: Motorola 6800 microprocessor 7
It's not clear if there was a chief architect, 
but the two main designers were Chuck 
Peddle and Charles Melear. 
Charles Melear continued working at 
Motorola on the 6800 family and the 
683xx family including the 68332. 
Bill Mensch designed the MC6820 PIA 
(Peripheral Interface Adapter). 
8
microprocessor year 
MOTOROLA 6800 1974 
MOTOROLA 68000 1979 
MOTOROLA 68020 1984 
MOTOROLA 68030 1987 
MOTOROLA 68040 1991 
MOTOROLA 68020 1993 
MOTOROLA POWER PC 
603 
1994 
MOTOROLA POWER PC 
604 
1994 
MOTOROLA POWER PC 
620 
1996 
9
Introduced in 1975. 
strictly an 8-bit processor capable of 
addressing 64 kilobytes of memory. 
Main difference with Intel is to minimize 
the usage of registers in favor of general 
purpose RAM. 
10
The 6802 incorporated 128 bytes of RAM 
on the CPU itself. 
The 6803/6808 ran faster (3.58 MHz), 
incorporated 128 bytes of RAM, and 
included both a URAT (universal 
asynchronous receiver or transmitter) for 
serial communications, and a 
counter/timer. 
The last variation of the 8-bit Motorola 
family was the 6809. 11
By 1978, the age of the 16-bit CPU had begun. 
In 1978 Motorola introduced its first 16-bit 
CPU: the 68000. 
Unlike Intel’s 8086/8088, which could address 
only one megabyte of physical RAM, the 68000 
had 24 address lines that could access 16 
megabytes of RAM directly. 
12
The 68000 ran faster than mainstream 
Intel processors of that day: 16MHz. 
Motorola abandoned the idea of RAM-based 
registers and incorporated 16 
general-purpose registers in the 68000. 
13
Motorola entered the 32-bit CPU arena 
with the 68020. 
The 68020 has 16 general-purpose 
registers, and can address four gigabytes 
of RAM directly. 
It had an internal 256-byte instruction 
cache . 14
The 68030 is Motorola’s second generation 
32-bit CPU. It is available in faster 
speeds, and with one 256-byte cache each 
for data and instruction. 
The 68040 is the third generation. It 
increases the data and instruction caches 
to 4 kilobyte each, includes an on-board 
math co-processor and memory 
management unit. 15
The latest members of the 680x0 family is 
the 68060. 
68060 is a superscalar design that has 
multiple instruction pipelines and on 
board memory and power management. 
16
The PowerPC is the first implementation of 
reduced instruction act computing (RISC) for 
personal computers. 
The MPC601, or PowerPC, is a 640bit 
superscalar CPU that can effectively execute 
up to three instructions per clock cycle. 
It has a 32-bit address bus, 32 kilobytes of 
cache memory and an internal math co-processor. 
17
A 16-bit address bus provides the MC6800 
with access to 65k bytes of memory. 
Three-state operation of the data and 
address line is permitted. 
The MPU (Memory protection unit) will 
respond to a set of 72 variable-length 
instructions. 
MC6800 has seven address modes. 
18
Timing of the MPU is accomplished with a 
two-phase clock at rates of up to 1.0 MHz 
It has four chip select inputs. 
The MC6800L, single-chip digital modem, 
provides modulation, demodulation, and 
supervisory control functions, necessary to 
implement a serial data communications 
link. 
19
Three kinds of memory: 
 Program memory 
 Data memory 
 Stack memory 
Program, data and stack memories occupy the 
same memory space. The total addressable 
memory size is 64 KB. 
20
Reserved memory locations: 
 FFF8h - FFF9h 
FFFAh – FFFBh 
FFFCh – FFFDh 
 FFFEh - FFFFh 
Some memory addresses are reserved for 
memory mapped I/O as the processor 
doesn't have hardware I/O capability. 
21
The MC6800 contains six program-available 
registers . The 2-byte registers are: 
Program counter. 
Stack pointer. 
Index register. 
The single-byte registers are: 
 Accumulators. 
Condition code register. 
22
Figure: Block diagram of MC6800 microprocessor. 23
The MC6800 microprocessor has 40 
Pins . According similarities all these pins are 
divided into five groups: 
Address/data bus. 
Start signal. 
Bus control signals. 
Interrupt signals. 
Direct Memory Access(DMA) signal. 
24
Figure : Pins ASSIGNMENT of MC6800 
Microprocessor 
25
MC6800 Clocks: 
The MC6800 has four pins committed to 
developing the clock signals needed for 
internal and system operation. 
 They are: 
1. The oscillator pins EXTAL and XTAL 
2. The standard M6800 enable (E) clock 
3.Quadrature (Q) clock. 
26
SSIIGGNNAALL DDEESSCCRRIIPPTTIIOONN 
Processor State Indicators : 
Two output lines to indicate the present 
processor state. 
 Bus available (BA) . 
 Bus status (BS) . 
27
Address Bus (A0-A15): 
 This is 16-bit,unidirectional. 
 Three-state bus, to provide address information 
to the address bus. 
Data Bus (D0-D7): 
 This is 8-bit, bidirectional. 
 This three-state bus is the general purpose data 
path. 
28
Read/Write (R/W): 
This output indicates the direction of data 
transfer on the data bus. 
Interrupts: 
Three separate interrupt input pins: 
 Non- maskable interrupt (NMI) 
 Fast interrupt request (FIRQ) 
 Interrupt request (IRQ) 29
Direct Memory Access/Bus Request: 
This input is used to suspend program 
execution. 
This also makes the buses available for 
another use such as a direct memory 
access or a dynamic memory refresh. 
30
The MC6800 has a set of 72 different executable 
source instructions. They include: 
 Data moving instructions. 
Arithmetic – add, subtract, negate, increment, 
decrement and compare. 
Logic – AND, OR, exclusive OR, complement, 
shift/rotate. 
Control transfer – conditional and 
unconditional. 
Other – clear/set condition flags, bit test, stack 
operations, software interrupt, etc. 
31
The addressing modes available on the 
MC6809 and MC6809E are: 
Inherent, 
Immediate 
Extended 
Direct 
Indexed 
Branch Relative. 
32
Figure: Programming model of MC6800. 
33
Only one pointer register. 
Stack instructions use post-decrement on push 
and pre-increment on pop instead of the more 
natural post-increment on pop and pre-decrement 
on push. 
index register can not be directly pushed or 
popped from the stack. 
34
The accumulators and index registers 
occupy different spaces and thus there are 
no instructions to transfer or operate 
between the two. 
The CPX (compare X) instruction does not 
affect the Carry flag. 
The DAA (decimal adjust) instruction only 
worked after addition, and not 
subtraction. 35
36
37

More Related Content

What's hot (20)

PPTX
Architecture of 80286 microprocessor
Syed Ahmed Zaki
 
PDF
8085 microprocessor ramesh gaonkar
SAQUIB AHMAD
 
PPTX
8051 timer counter
vishalgohel12195
 
PDF
Introduction to 8085 Microprocessors
Veerakumar S
 
PPTX
Introduction to 80386
Abinaya B
 
PPT
Memory organization of 8051
Muthu Manickam
 
PPTX
Presentation on 8086 microprocessor
Diponkor Bala
 
PDF
Intel 80486 Microprocessor
Darpan Dekivadiya
 
PPTX
Pin diagram 8085
Siddhesh Palkar
 
PDF
8051 serial communication
asteriskbimal
 
PPT
8051 Presentation
Sayan Chakraborty
 
PDF
8051 Timers / Counters
Patricio Lima
 
PPT
EPROM, PROM & ROM
Abhilash Nair
 
PPT
Static and Dynamic Read/Write memories
Abhilash Nair
 
DOCX
ARM7-ARCHITECTURE
Dr.YNM
 
PPTX
PIC Microcontrollers
Abdullah Saghir Ahmad
 
PPT
Memory & I/O interfacing
deval patel
 
PPTX
80386 Architecture
Rohit Choudhury
 
PPTX
80286 microprocessors
Rajesh Reddy G
 
PPT
8051 microcontroller lecture ppt by Tarun Khaneja ( 9034406598 )
Tarun Khaneja
 
Architecture of 80286 microprocessor
Syed Ahmed Zaki
 
8085 microprocessor ramesh gaonkar
SAQUIB AHMAD
 
8051 timer counter
vishalgohel12195
 
Introduction to 8085 Microprocessors
Veerakumar S
 
Introduction to 80386
Abinaya B
 
Memory organization of 8051
Muthu Manickam
 
Presentation on 8086 microprocessor
Diponkor Bala
 
Intel 80486 Microprocessor
Darpan Dekivadiya
 
Pin diagram 8085
Siddhesh Palkar
 
8051 serial communication
asteriskbimal
 
8051 Presentation
Sayan Chakraborty
 
8051 Timers / Counters
Patricio Lima
 
EPROM, PROM & ROM
Abhilash Nair
 
Static and Dynamic Read/Write memories
Abhilash Nair
 
ARM7-ARCHITECTURE
Dr.YNM
 
PIC Microcontrollers
Abdullah Saghir Ahmad
 
Memory & I/O interfacing
deval patel
 
80386 Architecture
Rohit Choudhury
 
80286 microprocessors
Rajesh Reddy G
 
8051 microcontroller lecture ppt by Tarun Khaneja ( 9034406598 )
Tarun Khaneja
 

Viewers also liked (20)

PPTX
Microprocesador 6800
Juan Martínez
 
PPT
Chp1 68000 microprocessor copy
mkazree
 
PPTX
Introduction To Motorola Mc68040
Ariful Islam
 
PPT
Chp2 introduction to the 68000 microprocessor copy
mkazree
 
PPT
Cache memory presentation
bravehearted1010
 
PDF
Organisasi dan arsitektur komputer
Nanda PerdanaErha
 
PPT
cache memory management
VELAMMAL INSTITUTE OF TECHNOLOGY
 
PDF
DileepB EDPS talk 2015
Dileep Bhandarkar
 
PPT
Cache memory
Muhammad Ishaq
 
PPT
Cache memory.12
myrajendra
 
PPTX
Cache memory
George Thomas
 
PDF
Csc1401 lecture05 - cache memory
IIUM
 
PPTX
Wireless sensor networks
studying telecommuciation engineering
 
PDF
Evolución de los Procesadores CISC
Chars Orden
 
PPTX
AMD processors
santhu652
 
PPT
Chapter 3 Computer Organization
Frankie Jones
 
PDF
ARM 7 Detailed instruction set
P.r. Dinesh
 
PDF
68k utm complete
Syaa Malyqa
 
PPTX
introduction to Raspberry pi
Mohamed Ali May
 
Microprocesador 6800
Juan Martínez
 
Chp1 68000 microprocessor copy
mkazree
 
Introduction To Motorola Mc68040
Ariful Islam
 
Chp2 introduction to the 68000 microprocessor copy
mkazree
 
Cache memory presentation
bravehearted1010
 
Organisasi dan arsitektur komputer
Nanda PerdanaErha
 
cache memory management
VELAMMAL INSTITUTE OF TECHNOLOGY
 
DileepB EDPS talk 2015
Dileep Bhandarkar
 
Cache memory
Muhammad Ishaq
 
Cache memory.12
myrajendra
 
Cache memory
George Thomas
 
Csc1401 lecture05 - cache memory
IIUM
 
Wireless sensor networks
studying telecommuciation engineering
 
Evolución de los Procesadores CISC
Chars Orden
 
AMD processors
santhu652
 
Chapter 3 Computer Organization
Frankie Jones
 
ARM 7 Detailed instruction set
P.r. Dinesh
 
68k utm complete
Syaa Malyqa
 
introduction to Raspberry pi
Mohamed Ali May
 
Ad

Similar to Motorola microprocessor (20)

DOC
Microprocessors and its_applications_essay_
HarshitParkar6677
 
DOC
Microprocessors and its_applications_essay_
HarshitParkar6677
 
DOCX
8085 notes g scheme 2016 (2)
HarshitParkar6677
 
DOCX
8085 notes g scheme 2016
HarshitParkar6677
 
DOCX
8085 notes g scheme 2016
HarshitParkar6677
 
DOCX
8085 notes g scheme
HarshitParkar6677
 
DOCX
8085 notes g scheme
HarshitParkar6677
 
PDF
Microprocessor note
alokbhatta
 
PPTX
MICROPROCESSOR SYSTEM AND INTERFACING.pptx
ayomiposiadaralode
 
PPT
Introduction to uP-Chadasdffpter I-3.ppt
YAGYABAHADURSHAHI
 
DOCX
8085 manual NCIT SAROZ BISTA SIR
THEE CAVE
 
PPTX
Fundamentals of Microcontrollers CHAPTER 1.pptx
natyesu
 
PDF
Sistem mikroprosessor
fahmihafid
 
PPTX
Microprocessors presentation
WakilKhan5
 
PPTX
computer_lecture2.pdf what is computer and microprocessor
chatlasrinithyasrini
 
PPT
Lec MC.ppt
nodov66591
 
PDF
Microprocessor Introduction
Naveen Dubey
 
PDF
EE6502 Microprocessor & Microcontroller Regulation 2013
Velalar College of Engineering and Technology
 
PPTX
Microprocessor and assembly language.pptx
KelemAlebachew
 
PPT
Introduction to-microprocessor
ankitnav1
 
Microprocessors and its_applications_essay_
HarshitParkar6677
 
Microprocessors and its_applications_essay_
HarshitParkar6677
 
8085 notes g scheme 2016 (2)
HarshitParkar6677
 
8085 notes g scheme 2016
HarshitParkar6677
 
8085 notes g scheme 2016
HarshitParkar6677
 
8085 notes g scheme
HarshitParkar6677
 
8085 notes g scheme
HarshitParkar6677
 
Microprocessor note
alokbhatta
 
MICROPROCESSOR SYSTEM AND INTERFACING.pptx
ayomiposiadaralode
 
Introduction to uP-Chadasdffpter I-3.ppt
YAGYABAHADURSHAHI
 
8085 manual NCIT SAROZ BISTA SIR
THEE CAVE
 
Fundamentals of Microcontrollers CHAPTER 1.pptx
natyesu
 
Sistem mikroprosessor
fahmihafid
 
Microprocessors presentation
WakilKhan5
 
computer_lecture2.pdf what is computer and microprocessor
chatlasrinithyasrini
 
Lec MC.ppt
nodov66591
 
Microprocessor Introduction
Naveen Dubey
 
EE6502 Microprocessor & Microcontroller Regulation 2013
Velalar College of Engineering and Technology
 
Microprocessor and assembly language.pptx
KelemAlebachew
 
Introduction to-microprocessor
ankitnav1
 
Ad

More from Iffat Anjum (20)

PPTX
Fog computing ( foggy cloud)
Iffat Anjum
 
PPTX
Cognitive radio network_MS_defense_presentation
Iffat Anjum
 
PPTX
Lecture 15 run timeenvironment_2
Iffat Anjum
 
PPT
Lecture 16 17 code-generation
Iffat Anjum
 
PPTX
Lecture 14 run time environment
Iffat Anjum
 
PPTX
Lecture 12 intermediate code generation
Iffat Anjum
 
PPT
Lecture 13 intermediate code generation 2.pptx
Iffat Anjum
 
PPTX
Lecture 11 semantic analysis 2
Iffat Anjum
 
PPTX
Lecture 09 syntax analysis 05
Iffat Anjum
 
PPTX
Lecture 10 semantic analysis 01
Iffat Anjum
 
PPTX
Lecture 07 08 syntax analysis-4
Iffat Anjum
 
PPT
Lecture 06 syntax analysis 3
Iffat Anjum
 
PPT
Lecture 05 syntax analysis 2
Iffat Anjum
 
PPT
Lecture 03 lexical analysis
Iffat Anjum
 
PPT
Lecture 04 syntax analysis
Iffat Anjum
 
PPTX
Lecture 02 lexical analysis
Iffat Anjum
 
PDF
Lecture 01 introduction to compiler
Iffat Anjum
 
PPT
Compiler Design - Introduction to Compiler
Iffat Anjum
 
PPTX
Distributed contention based mac protocol for cognitive radio
Iffat Anjum
 
PPT
On qo s provisioning in context aware wireless sensor networks for healthcare
Iffat Anjum
 
Fog computing ( foggy cloud)
Iffat Anjum
 
Cognitive radio network_MS_defense_presentation
Iffat Anjum
 
Lecture 15 run timeenvironment_2
Iffat Anjum
 
Lecture 16 17 code-generation
Iffat Anjum
 
Lecture 14 run time environment
Iffat Anjum
 
Lecture 12 intermediate code generation
Iffat Anjum
 
Lecture 13 intermediate code generation 2.pptx
Iffat Anjum
 
Lecture 11 semantic analysis 2
Iffat Anjum
 
Lecture 09 syntax analysis 05
Iffat Anjum
 
Lecture 10 semantic analysis 01
Iffat Anjum
 
Lecture 07 08 syntax analysis-4
Iffat Anjum
 
Lecture 06 syntax analysis 3
Iffat Anjum
 
Lecture 05 syntax analysis 2
Iffat Anjum
 
Lecture 03 lexical analysis
Iffat Anjum
 
Lecture 04 syntax analysis
Iffat Anjum
 
Lecture 02 lexical analysis
Iffat Anjum
 
Lecture 01 introduction to compiler
Iffat Anjum
 
Compiler Design - Introduction to Compiler
Iffat Anjum
 
Distributed contention based mac protocol for cognitive radio
Iffat Anjum
 
On qo s provisioning in context aware wireless sensor networks for healthcare
Iffat Anjum
 

Recently uploaded (20)

PDF
"Effect, Fiber & Schema: tactical and technical characteristics of Effect.ts"...
Fwdays
 
PDF
Julia Furst Morgado The Lazy Guide to Kubernetes with EKS Auto Mode + Karpenter
AWS Chicago
 
PDF
Building Resilience with Digital Twins : Lessons from Korea
SANGHEE SHIN
 
PPTX
Machine Learning Benefits Across Industries
SynapseIndia
 
PDF
HR agent at Mediq: Lessons learned on Agent Builder & Maestro by Tacstone Tec...
UiPathCommunity
 
PDF
How Current Advanced Cyber Threats Transform Business Operation
Eryk Budi Pratama
 
PDF
Market Wrap for 18th July 2025 by CIFDAQ
CIFDAQ
 
PDF
UiPath vs Other Automation Tools Meeting Presentation.pdf
Tracy Dixon
 
PDF
TrustArc Webinar - Data Privacy Trends 2025: Mid-Year Insights & Program Stra...
TrustArc
 
PPTX
TYPES OF COMMUNICATION Presentation of ICT
JulieBinwag
 
PDF
Apache CloudStack 201: Let's Design & Build an IaaS Cloud
ShapeBlue
 
PDF
Meetup Kickoff & Welcome - Rohit Yadav, CSIUG Chairman
ShapeBlue
 
PDF
Ampere Offers Energy-Efficient Future For AI And Cloud
ShapeBlue
 
PPTX
Earn Agentblazer Status with Slack Community Patna.pptx
SanjeetMishra29
 
PDF
Arcee AI - building and working with small language models (06/25)
Julien SIMON
 
PDF
Bitcoin+ Escalando sin concesiones - Parte 1
Fernando Paredes García
 
PDF
Rethinking Security Operations - Modern SOC.pdf
Haris Chughtai
 
PPTX
python advanced data structure dictionary with examples python advanced data ...
sprasanna11
 
PDF
CIFDAQ Market Insight for 14th July 2025
CIFDAQ
 
PDF
Novus-Safe Pro: Brochure-What is Novus Safe Pro?.pdf
Novus Hi-Tech
 
"Effect, Fiber & Schema: tactical and technical characteristics of Effect.ts"...
Fwdays
 
Julia Furst Morgado The Lazy Guide to Kubernetes with EKS Auto Mode + Karpenter
AWS Chicago
 
Building Resilience with Digital Twins : Lessons from Korea
SANGHEE SHIN
 
Machine Learning Benefits Across Industries
SynapseIndia
 
HR agent at Mediq: Lessons learned on Agent Builder & Maestro by Tacstone Tec...
UiPathCommunity
 
How Current Advanced Cyber Threats Transform Business Operation
Eryk Budi Pratama
 
Market Wrap for 18th July 2025 by CIFDAQ
CIFDAQ
 
UiPath vs Other Automation Tools Meeting Presentation.pdf
Tracy Dixon
 
TrustArc Webinar - Data Privacy Trends 2025: Mid-Year Insights & Program Stra...
TrustArc
 
TYPES OF COMMUNICATION Presentation of ICT
JulieBinwag
 
Apache CloudStack 201: Let's Design & Build an IaaS Cloud
ShapeBlue
 
Meetup Kickoff & Welcome - Rohit Yadav, CSIUG Chairman
ShapeBlue
 
Ampere Offers Energy-Efficient Future For AI And Cloud
ShapeBlue
 
Earn Agentblazer Status with Slack Community Patna.pptx
SanjeetMishra29
 
Arcee AI - building and working with small language models (06/25)
Julien SIMON
 
Bitcoin+ Escalando sin concesiones - Parte 1
Fernando Paredes García
 
Rethinking Security Operations - Modern SOC.pdf
Haris Chughtai
 
python advanced data structure dictionary with examples python advanced data ...
sprasanna11
 
CIFDAQ Market Insight for 14th July 2025
CIFDAQ
 
Novus-Safe Pro: Brochure-What is Novus Safe Pro?.pdf
Novus Hi-Tech
 

Motorola microprocessor

  • 1. 1
  • 2. An integrated circuit that contains the entire central processing unit of a computer on a single chip. The first microprocessors emerged in the early 1970s by Intel. At the heart of all personal computers and most workstations sits a microprocessor. 2
  • 3. Microprocessors also control the logic of almost all digital devices, from clock radios to fuel-injection system for automobiles. Figure: Intel 4004, the first general-purpose, commercial microprocessor. 3
  • 4. 4
  • 5. TTOOPPIICCSS WWEE AARREE GGOOIINNGG TTOO CCOOVVEERR 5
  • 6. The 6800 is an 8-bit microprocessor produced by Motorola and released shortly after the Intel 8080 in late 1974. It had 78 instructions. This microprocessor also had a couple of extra instructions added to it’s instruction sets. 6
  • 7.  It may have been the first microprocessor with an index register. It was usually packaged in a 40 pin DIP (dual-inline package). Fig: Motorola 6800 microprocessor 7
  • 8. It's not clear if there was a chief architect, but the two main designers were Chuck Peddle and Charles Melear. Charles Melear continued working at Motorola on the 6800 family and the 683xx family including the 68332. Bill Mensch designed the MC6820 PIA (Peripheral Interface Adapter). 8
  • 9. microprocessor year MOTOROLA 6800 1974 MOTOROLA 68000 1979 MOTOROLA 68020 1984 MOTOROLA 68030 1987 MOTOROLA 68040 1991 MOTOROLA 68020 1993 MOTOROLA POWER PC 603 1994 MOTOROLA POWER PC 604 1994 MOTOROLA POWER PC 620 1996 9
  • 10. Introduced in 1975. strictly an 8-bit processor capable of addressing 64 kilobytes of memory. Main difference with Intel is to minimize the usage of registers in favor of general purpose RAM. 10
  • 11. The 6802 incorporated 128 bytes of RAM on the CPU itself. The 6803/6808 ran faster (3.58 MHz), incorporated 128 bytes of RAM, and included both a URAT (universal asynchronous receiver or transmitter) for serial communications, and a counter/timer. The last variation of the 8-bit Motorola family was the 6809. 11
  • 12. By 1978, the age of the 16-bit CPU had begun. In 1978 Motorola introduced its first 16-bit CPU: the 68000. Unlike Intel’s 8086/8088, which could address only one megabyte of physical RAM, the 68000 had 24 address lines that could access 16 megabytes of RAM directly. 12
  • 13. The 68000 ran faster than mainstream Intel processors of that day: 16MHz. Motorola abandoned the idea of RAM-based registers and incorporated 16 general-purpose registers in the 68000. 13
  • 14. Motorola entered the 32-bit CPU arena with the 68020. The 68020 has 16 general-purpose registers, and can address four gigabytes of RAM directly. It had an internal 256-byte instruction cache . 14
  • 15. The 68030 is Motorola’s second generation 32-bit CPU. It is available in faster speeds, and with one 256-byte cache each for data and instruction. The 68040 is the third generation. It increases the data and instruction caches to 4 kilobyte each, includes an on-board math co-processor and memory management unit. 15
  • 16. The latest members of the 680x0 family is the 68060. 68060 is a superscalar design that has multiple instruction pipelines and on board memory and power management. 16
  • 17. The PowerPC is the first implementation of reduced instruction act computing (RISC) for personal computers. The MPC601, or PowerPC, is a 640bit superscalar CPU that can effectively execute up to three instructions per clock cycle. It has a 32-bit address bus, 32 kilobytes of cache memory and an internal math co-processor. 17
  • 18. A 16-bit address bus provides the MC6800 with access to 65k bytes of memory. Three-state operation of the data and address line is permitted. The MPU (Memory protection unit) will respond to a set of 72 variable-length instructions. MC6800 has seven address modes. 18
  • 19. Timing of the MPU is accomplished with a two-phase clock at rates of up to 1.0 MHz It has four chip select inputs. The MC6800L, single-chip digital modem, provides modulation, demodulation, and supervisory control functions, necessary to implement a serial data communications link. 19
  • 20. Three kinds of memory:  Program memory  Data memory  Stack memory Program, data and stack memories occupy the same memory space. The total addressable memory size is 64 KB. 20
  • 21. Reserved memory locations:  FFF8h - FFF9h FFFAh – FFFBh FFFCh – FFFDh  FFFEh - FFFFh Some memory addresses are reserved for memory mapped I/O as the processor doesn't have hardware I/O capability. 21
  • 22. The MC6800 contains six program-available registers . The 2-byte registers are: Program counter. Stack pointer. Index register. The single-byte registers are:  Accumulators. Condition code register. 22
  • 23. Figure: Block diagram of MC6800 microprocessor. 23
  • 24. The MC6800 microprocessor has 40 Pins . According similarities all these pins are divided into five groups: Address/data bus. Start signal. Bus control signals. Interrupt signals. Direct Memory Access(DMA) signal. 24
  • 25. Figure : Pins ASSIGNMENT of MC6800 Microprocessor 25
  • 26. MC6800 Clocks: The MC6800 has four pins committed to developing the clock signals needed for internal and system operation.  They are: 1. The oscillator pins EXTAL and XTAL 2. The standard M6800 enable (E) clock 3.Quadrature (Q) clock. 26
  • 27. SSIIGGNNAALL DDEESSCCRRIIPPTTIIOONN Processor State Indicators : Two output lines to indicate the present processor state.  Bus available (BA) .  Bus status (BS) . 27
  • 28. Address Bus (A0-A15):  This is 16-bit,unidirectional.  Three-state bus, to provide address information to the address bus. Data Bus (D0-D7):  This is 8-bit, bidirectional.  This three-state bus is the general purpose data path. 28
  • 29. Read/Write (R/W): This output indicates the direction of data transfer on the data bus. Interrupts: Three separate interrupt input pins:  Non- maskable interrupt (NMI)  Fast interrupt request (FIRQ)  Interrupt request (IRQ) 29
  • 30. Direct Memory Access/Bus Request: This input is used to suspend program execution. This also makes the buses available for another use such as a direct memory access or a dynamic memory refresh. 30
  • 31. The MC6800 has a set of 72 different executable source instructions. They include:  Data moving instructions. Arithmetic – add, subtract, negate, increment, decrement and compare. Logic – AND, OR, exclusive OR, complement, shift/rotate. Control transfer – conditional and unconditional. Other – clear/set condition flags, bit test, stack operations, software interrupt, etc. 31
  • 32. The addressing modes available on the MC6809 and MC6809E are: Inherent, Immediate Extended Direct Indexed Branch Relative. 32
  • 33. Figure: Programming model of MC6800. 33
  • 34. Only one pointer register. Stack instructions use post-decrement on push and pre-increment on pop instead of the more natural post-increment on pop and pre-decrement on push. index register can not be directly pushed or popped from the stack. 34
  • 35. The accumulators and index registers occupy different spaces and thus there are no instructions to transfer or operate between the two. The CPX (compare X) instruction does not affect the Carry flag. The DAA (decimal adjust) instruction only worked after addition, and not subtraction. 35
  • 36. 36
  • 37. 37