SlideShare a Scribd company logo
2
Most read
3
Most read
14
Most read
DEPARTMENT OF ELECTRONICS AND
COMMUNICATION ENGINEERING
FUNDAMENTALS OF CMOS
PREPARED BY -
CMOS (Complementary Metal-Oxide
Semiconductor)
• CMOS is the semiconductor technology used
in the transistors that are manufactured into
most of today's computer microchips.
• In CMOS technology, both kinds of transistors
are used in a complementary way to form a
current gate that forms an effective means of
electrical control.
CMOS (Complementary Metal Oxide Semiconductor)
• The main advantage of CMOS over NMOS and BIPOLAR
technology is the much smaller power dissipation.
• Unlike NMOS or BIPOLAR circuits, a Complementary
MOS circuit has almost no static power dissipation.
• Power is only dissipated in case the circuit actually
switches. This allows integrating more CMOS gates on
an IC than in NMOS or bipolar technology, resulting in
much better performance.
• Complementary Metal Oxide Semiconductor transistor
consists of P-channel MOS (PMOS) and N-channel MOS
(NMOS) transistor.
Schematic Symbol of NMOS and PMOS
NMOS
• NMOS is built on a p-type substrate with n-type
source and drain diffused on it. In NMOS, the
majority of carriers are electrons.
• When a high voltage is applied to the gate, the
NMOS will conduct.
• Similarly, when a low voltage is applied to the
gate, NMOS will not conduct.
• NMOS is considered to be faster than PMOS,
since the carriers in NMOS, which are electrons,
travel twice as fast as the holes.
CMOS Fabrication process
PMOS
• P- channel MOSFET consists of P-type Source
and Drain diffused on an N-type substrate.
• The majority of carriers are holes. When a
high voltage is applied to the gate, the PMOS
will not conduct. When a low voltage is
applied to the gate, the PMOS will conduct.
• Hence the PMOS devices are more immune to
noise than NMOS devices.
CMOS Circuit
CMOS Working Principle
• In CMOS technology, both N-type and P-type
transistors are used to design logic functions.
• The same signal which turns ON a transistor of
one type is used to turn OFF a transistor of the
other type.
• This characteristic allows the design of logic
devices using only simple switches, without
the need for a pull-up resistor.
CMOS Function
• If both p-type and n-type transistor have their gates
connected to the same input, the p-type MOSFET will
be ON when the n-type MOSFET is OFF, and vice-versa.
• The networks are arranged such that one is ON and the
other OFF for any input pattern as shown in the figure.
• CMOS offers relatively high speed, low power
dissipation, high noise margins in both states, and will
operate over a wide range of source and input voltages
(provided the source voltage is fixed).
CMOS Inverter
CMOS Inverter
• The inverter circuit is as shown in the figure. It
consists of PMOS and NMOS FET. The input A
serves as the gate voltage for both transistors.
• The NMOS transistor has input from Vss (ground)
and the PMOS transistor has input from Vdd.
• The terminal B is output. When a high voltage (~
Vdd) is given at input terminal (A) of the inverter,
the PMOS becomes an open circuit, and NMOS
switched OFF so the output will be pulled down
to Vss.
CMOS Inverter
• When a low-level voltage (<Vdd, ~0v) applied
to the inverter, the NMOS switched OFF and
PMOS switched ON. So the output becomes
Vdd or the circuit is pulled up to Vdd.
INPUT LOGIC INPUT OUTPUT LOGIC OUTPUT
0 V 0 VDD 1
VDD 1 0 V 0
CMOS Characteristics
• The most important characteristics of CMOS are low static
power utilization, huge noise immunity. When the single
transistor from the pair of MOSFET transistor is switched OFF
then the series combination uses significant power
throughout switching among the two stated like ON & OFF.
• As a result, these devices do not generate waste heat as
compared with other types of logic circuits such as TTL or
NMOS logic, which usually use some standing current even
they don’t change their state.
• These CMOS characteristics will allow for integrating logic
functions with high density on an integrated circuit. Because
of this, CMOS has become the most frequently used
technology to be executed within VLSI chips.
Advantages of CMOS
• It uses a single power supply like + VDD
• These gates are very simple
• Input impedance is high
• CMOS logic uses less power whenever it is held in a set state
• Power dissipation is negligible
• Fan out is high
• TTL compatibility
• Stability of temperature
• Noise immunity is good
• Compact
• Designing is very well
• Robust mechanically
The disadvantages of CMOS
• The cost will be increased once the processing steps
increases, however, it can be resolved.
• The packing density of CMOS is low as compared with
NMOS.
• MOS chips should be secured from getting static charges by
placing the leads shorted otherwise; the static charges
obtained within leads will damage the chip. This problem
can be solved by including protective circuits or devices.
• Another drawback of the CMOS inverter is that it utilizes
two transistors as opposed to one NMOS to build an
inverter, which means that the CMOS uses more space over
the chip as compared with the NMOS. These drawbacks are
small due to the progress within the CMOS technology.
CMOS Applications
CMOS technology has been used for the
following digital IC designs.
• Computer memories, CPUs
• Microprocessor designs
• Flash memory chip designing
• Used to design application-specific integrated
circuits (ASICs).
THANK YOU

More Related Content

PPTX
Electron beam lithography
PPTX
Nano lithography techniques
PPTX
Vacuum Science and Technology for Thin Film Device Processing
PPTX
Ic technology- diffusion and ion implantation
PPTX
PDF
Extreme uv lithography
PPTX
Nano devices- resonant tunneling diode, resonant tunneling transistor, SET, F...
Electron beam lithography
Nano lithography techniques
Vacuum Science and Technology for Thin Film Device Processing
Ic technology- diffusion and ion implantation
Extreme uv lithography
Nano devices- resonant tunneling diode, resonant tunneling transistor, SET, F...

What's hot (20)

PPTX
Cmos fabrication process
PPT
PPT
Introduction to thin film growth and molecular beam epitaxy
PPTX
Ion beam lithography
PDF
FABRICATION PROCESS
PDF
Single Electron Transistor(SET)
PPT
6.a.preparation of thin films
PPTX
Electron beam lithography
PPTX
Oxidation
PPTX
L-3-4 Introduction to electroceramics.pptx
PDF
Photolithography
PPTX
Lithography and Nanolithography
PPTX
Thin film fabrication using thermal evaporation
PPTX
Wide bandgap semiconductor
PPTX
Optical detectors details and technologies with formulas
PPTX
Hetero junction
PPTX
Molecular beam epitaxy
PPT
LASER
PPTX
X-ray lithography
PPT
Ee518 epitaxial dep.s07
Cmos fabrication process
Introduction to thin film growth and molecular beam epitaxy
Ion beam lithography
FABRICATION PROCESS
Single Electron Transistor(SET)
6.a.preparation of thin films
Electron beam lithography
Oxidation
L-3-4 Introduction to electroceramics.pptx
Photolithography
Lithography and Nanolithography
Thin film fabrication using thermal evaporation
Wide bandgap semiconductor
Optical detectors details and technologies with formulas
Hetero junction
Molecular beam epitaxy
LASER
X-ray lithography
Ee518 epitaxial dep.s07
Ad

Similar to PPT CMOS.pptx (20)

PPTX
PPTX
cmoshssd-220105164535.pptx
PPTX
UNIPOLAR LOGIC FAMILY.pptx
PPTX
cmos vlsi design for b.tech 4th year students
PDF
Introduction to MOS Technology.pdf
PPT
aet 402 lecture1.ppt vlsi CIRCUIT DESIGN
PPT
Cmos design
PPTX
Chapter Three mosfet analysis part1.pptx
PPTX
HETT406 GROUP 1 PRESENTATION_CMOS inverter.pptx
PPTX
MOSFET, SOI-FET and FIN-FET-ABU SYED KUET
PPTX
VLSIM11.pptx
PDF
cmoslogic_data7.pdf
PPTX
PPTX
cmos of metal oxide field effect tansistor
PPT
CMOS_design.ppt
PDF
Vlsi design notes
PDF
IC_Lectures_Updated.pdf
PPTX
Unit no. 5 cmos logic design
PPTX
VLSI DESIGN BASICS TRANSISTOR THEORY AND MOS TRANSISTOR.pptx
PPTX
Cmos
cmoshssd-220105164535.pptx
UNIPOLAR LOGIC FAMILY.pptx
cmos vlsi design for b.tech 4th year students
Introduction to MOS Technology.pdf
aet 402 lecture1.ppt vlsi CIRCUIT DESIGN
Cmos design
Chapter Three mosfet analysis part1.pptx
HETT406 GROUP 1 PRESENTATION_CMOS inverter.pptx
MOSFET, SOI-FET and FIN-FET-ABU SYED KUET
VLSIM11.pptx
cmoslogic_data7.pdf
cmos of metal oxide field effect tansistor
CMOS_design.ppt
Vlsi design notes
IC_Lectures_Updated.pdf
Unit no. 5 cmos logic design
VLSI DESIGN BASICS TRANSISTOR THEORY AND MOS TRANSISTOR.pptx
Cmos
Ad

More from kavithadcs (6)

PPTX
Data Communications Physical Layer of OSI
PPTX
PPT ESD.pptx
PPTX
MES PPT.pptx
PPTX
PPT.pptx
PPTX
NM MOD3 PPT.pptx
PPTX
PPT MES class.pptx
Data Communications Physical Layer of OSI
PPT ESD.pptx
MES PPT.pptx
PPT.pptx
NM MOD3 PPT.pptx
PPT MES class.pptx

Recently uploaded (20)

PPT
Mechanical Engineering MATERIALS Selection
PPTX
Sustainable Sites - Green Building Construction
PPT
Drone Technology Electronics components_1
PPTX
MET 305 MODULE 1 KTU 2019 SCHEME 25.pptx
PDF
Arduino robotics embedded978-1-4302-3184-4.pdf
PPTX
MET 305 2019 SCHEME MODULE 2 COMPLETE.pptx
PDF
July 2025 - Top 10 Read Articles in International Journal of Software Enginee...
PPTX
KTU 2019 -S7-MCN 401 MODULE 2-VINAY.pptx
PDF
Structs to JSON How Go Powers REST APIs.pdf
PPTX
web development for engineering and engineering
PPTX
Internet of Things (IOT) - A guide to understanding
PPTX
Infosys Presentation by1.Riyan Bagwan 2.Samadhan Naiknavare 3.Gaurav Shinde 4...
PDF
SM_6th-Sem__Cse_Internet-of-Things.pdf IOT
PDF
Operating System & Kernel Study Guide-1 - converted.pdf
PPTX
IOT PPTs Week 10 Lecture Material.pptx of NPTEL Smart Cities contd
PDF
Well-logging-methods_new................
PPTX
CYBER-CRIMES AND SECURITY A guide to understanding
PPTX
Lecture Notes Electrical Wiring System Components
PDF
Mohammad Mahdi Farshadian CV - Prospective PhD Student 2026
PPTX
FINAL REVIEW FOR COPD DIANOSIS FOR PULMONARY DISEASE.pptx
Mechanical Engineering MATERIALS Selection
Sustainable Sites - Green Building Construction
Drone Technology Electronics components_1
MET 305 MODULE 1 KTU 2019 SCHEME 25.pptx
Arduino robotics embedded978-1-4302-3184-4.pdf
MET 305 2019 SCHEME MODULE 2 COMPLETE.pptx
July 2025 - Top 10 Read Articles in International Journal of Software Enginee...
KTU 2019 -S7-MCN 401 MODULE 2-VINAY.pptx
Structs to JSON How Go Powers REST APIs.pdf
web development for engineering and engineering
Internet of Things (IOT) - A guide to understanding
Infosys Presentation by1.Riyan Bagwan 2.Samadhan Naiknavare 3.Gaurav Shinde 4...
SM_6th-Sem__Cse_Internet-of-Things.pdf IOT
Operating System & Kernel Study Guide-1 - converted.pdf
IOT PPTs Week 10 Lecture Material.pptx of NPTEL Smart Cities contd
Well-logging-methods_new................
CYBER-CRIMES AND SECURITY A guide to understanding
Lecture Notes Electrical Wiring System Components
Mohammad Mahdi Farshadian CV - Prospective PhD Student 2026
FINAL REVIEW FOR COPD DIANOSIS FOR PULMONARY DISEASE.pptx

PPT CMOS.pptx

  • 1. DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING FUNDAMENTALS OF CMOS PREPARED BY -
  • 2. CMOS (Complementary Metal-Oxide Semiconductor) • CMOS is the semiconductor technology used in the transistors that are manufactured into most of today's computer microchips. • In CMOS technology, both kinds of transistors are used in a complementary way to form a current gate that forms an effective means of electrical control.
  • 3. CMOS (Complementary Metal Oxide Semiconductor) • The main advantage of CMOS over NMOS and BIPOLAR technology is the much smaller power dissipation. • Unlike NMOS or BIPOLAR circuits, a Complementary MOS circuit has almost no static power dissipation. • Power is only dissipated in case the circuit actually switches. This allows integrating more CMOS gates on an IC than in NMOS or bipolar technology, resulting in much better performance. • Complementary Metal Oxide Semiconductor transistor consists of P-channel MOS (PMOS) and N-channel MOS (NMOS) transistor.
  • 4. Schematic Symbol of NMOS and PMOS
  • 5. NMOS • NMOS is built on a p-type substrate with n-type source and drain diffused on it. In NMOS, the majority of carriers are electrons. • When a high voltage is applied to the gate, the NMOS will conduct. • Similarly, when a low voltage is applied to the gate, NMOS will not conduct. • NMOS is considered to be faster than PMOS, since the carriers in NMOS, which are electrons, travel twice as fast as the holes.
  • 7. PMOS • P- channel MOSFET consists of P-type Source and Drain diffused on an N-type substrate. • The majority of carriers are holes. When a high voltage is applied to the gate, the PMOS will not conduct. When a low voltage is applied to the gate, the PMOS will conduct. • Hence the PMOS devices are more immune to noise than NMOS devices.
  • 9. CMOS Working Principle • In CMOS technology, both N-type and P-type transistors are used to design logic functions. • The same signal which turns ON a transistor of one type is used to turn OFF a transistor of the other type. • This characteristic allows the design of logic devices using only simple switches, without the need for a pull-up resistor.
  • 10. CMOS Function • If both p-type and n-type transistor have their gates connected to the same input, the p-type MOSFET will be ON when the n-type MOSFET is OFF, and vice-versa. • The networks are arranged such that one is ON and the other OFF for any input pattern as shown in the figure. • CMOS offers relatively high speed, low power dissipation, high noise margins in both states, and will operate over a wide range of source and input voltages (provided the source voltage is fixed).
  • 12. CMOS Inverter • The inverter circuit is as shown in the figure. It consists of PMOS and NMOS FET. The input A serves as the gate voltage for both transistors. • The NMOS transistor has input from Vss (ground) and the PMOS transistor has input from Vdd. • The terminal B is output. When a high voltage (~ Vdd) is given at input terminal (A) of the inverter, the PMOS becomes an open circuit, and NMOS switched OFF so the output will be pulled down to Vss.
  • 13. CMOS Inverter • When a low-level voltage (<Vdd, ~0v) applied to the inverter, the NMOS switched OFF and PMOS switched ON. So the output becomes Vdd or the circuit is pulled up to Vdd. INPUT LOGIC INPUT OUTPUT LOGIC OUTPUT 0 V 0 VDD 1 VDD 1 0 V 0
  • 14. CMOS Characteristics • The most important characteristics of CMOS are low static power utilization, huge noise immunity. When the single transistor from the pair of MOSFET transistor is switched OFF then the series combination uses significant power throughout switching among the two stated like ON & OFF. • As a result, these devices do not generate waste heat as compared with other types of logic circuits such as TTL or NMOS logic, which usually use some standing current even they don’t change their state. • These CMOS characteristics will allow for integrating logic functions with high density on an integrated circuit. Because of this, CMOS has become the most frequently used technology to be executed within VLSI chips.
  • 15. Advantages of CMOS • It uses a single power supply like + VDD • These gates are very simple • Input impedance is high • CMOS logic uses less power whenever it is held in a set state • Power dissipation is negligible • Fan out is high • TTL compatibility • Stability of temperature • Noise immunity is good • Compact • Designing is very well • Robust mechanically
  • 16. The disadvantages of CMOS • The cost will be increased once the processing steps increases, however, it can be resolved. • The packing density of CMOS is low as compared with NMOS. • MOS chips should be secured from getting static charges by placing the leads shorted otherwise; the static charges obtained within leads will damage the chip. This problem can be solved by including protective circuits or devices. • Another drawback of the CMOS inverter is that it utilizes two transistors as opposed to one NMOS to build an inverter, which means that the CMOS uses more space over the chip as compared with the NMOS. These drawbacks are small due to the progress within the CMOS technology.
  • 17. CMOS Applications CMOS technology has been used for the following digital IC designs. • Computer memories, CPUs • Microprocessor designs • Flash memory chip designing • Used to design application-specific integrated circuits (ASICs).