SlideShare a Scribd company logo
2
Most read
Programmable Logic Device
Saad Ahmed
BE (E)A
-FPGA
Types of PLD’s
FPGA
• A field-programmable gate array (FPGA) is an integrated circuit
designed to be configured by a designer after manufacturing.
• It contain programmable logic components called "logic blocks“.
Why FPGA…
• Efficient resources utilization
• Very high complexities possible
• Fast and efficient systems
• The low non-recurring engineering costs relative to an
ASIC design
Vendors
- Xilinx has traditionally been the FPGA leader.
Altera is the second FPGA heavyweight.
- Lattice Semiconductor focuses on low-cost, feature-
optimized FPGAs and non-volatile, flash-based FPGAs.
- Actel has antifuse and reprogrammable flash-based FPGAs.
- QuickLogic has antifuse (programmable-only-once)
products.
- Cypress Semiconductor
Xilinx
Xilinx is programmed to give you control. The company
is a top supplier of field-programmable gate arrays (FPGAs)
and complex programmable logic devices (CPLDs).
The Xilinx FPGA Families:
• Virtex Family: This family is advised for applications that demands
higher bandwidth and higher performance.
• Spartan Family: This family is advised for low cost, low power, and high
performance for cost-sensitive applications which will be used in high
amounts of productions.
• High Performance at different voltages
• Footprint Compatibility
- Devices within each family are compatible.
• Low power consumption/high performance
• Integrated Software
• Technology independence
- EDIF, VHDL, Verilog, SDF interfaces.
Xilinx FPGAs - Generic Features
• Silicon Family Name: Virtex II, Spartan II Core Architecture:
• Product Type: Programmer, In-Circuit
• Supply Voltage: 5.25V
• Synchronous Single and Dual-Port RAM
• Internal Three-state buffers.
• JTAG Boundary Scan
• System performance to 80 MHz
• 0.5 µ SRAM Process Technology
XC4000
Application (Half Adder On VHDL)
VHDL stands for VHSIC Hardware Definition Language where VHSIC
stands for Very High Speed Integrated Circuit.
VHDL can be used for two purposes:
•Synthesis
•Simulation
VHDL CODE
• library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
• entity HALF_ADDER is
Port ( A : in STD_LOGIC;
B : in STD_LOGIC;
SUM : out STD_LOGIC;
CARRY : out STD_LOGIC);
end HALF_ADDER;
• architecture Behavioral of HALF_ADDER is
begin
SUM <= A XOR B;
CARRY <= A AND B;
end Behavioral;

More Related Content

What's hot (20)

PDF
Actel fpga
Anish Gupta
 
PPT
Programmable Logic Devices Plds
Gaditek
 
PPT
Fundamentals of FPGA
velamakuri
 
PPTX
Verilog
Mohamed Rayan
 
PPTX
Fpga
bharadwajareddy
 
PPTX
ASIC DESIGN FLOW
Purvi Medawala
 
PPTX
ASIC Design Flow | Physical Design | VLSI
Jayant Suthar
 
PPT
ASIC VS FPGA.ppt
gopakumar885691
 
PDF
Design for Testability
kumar gavanurmath
 
PDF
Cpld fpga
anishgoel
 
PPTX
Vlsi Synthesis
SIVA NAGENDRA REDDY
 
PPTX
FPGA
Syed Saeed
 
PPT
Fpga Knowledge
ranvirsingh
 
PPTX
RISC-V Introduction
Yi-Hsiu Hsu
 
PDF
Session 2,3 FPGAs
Subhash Iyer
 
PPTX
Powerplanning
VLSI SYSTEM Design
 
PPT
Digital System Design-Switchlevel and Behavioural Modeling
Indira Priyadarshini
 
Actel fpga
Anish Gupta
 
Programmable Logic Devices Plds
Gaditek
 
Fundamentals of FPGA
velamakuri
 
Verilog
Mohamed Rayan
 
ASIC DESIGN FLOW
Purvi Medawala
 
ASIC Design Flow | Physical Design | VLSI
Jayant Suthar
 
ASIC VS FPGA.ppt
gopakumar885691
 
Design for Testability
kumar gavanurmath
 
Cpld fpga
anishgoel
 
Vlsi Synthesis
SIVA NAGENDRA REDDY
 
Fpga Knowledge
ranvirsingh
 
RISC-V Introduction
Yi-Hsiu Hsu
 
Session 2,3 FPGAs
Subhash Iyer
 
Powerplanning
VLSI SYSTEM Design
 
Digital System Design-Switchlevel and Behavioural Modeling
Indira Priyadarshini
 

Similar to Programmable logic device (PLD) (20)

PDF
Project report of 2016 Trainee_final
Akash Chowdhury
 
PPTX
FPGAPpr_final
Priyesh vJ
 
PDF
FIELD PROGRAMMABLE GATE ARRAYS AND THEIR APPLICATIONS
Professor at RYM Engineering College, Ballari
 
PPTX
Cpld and fpga mod vi
Agi George
 
RTF
4_BIT_ALU
Sohel Siddique
 
PDF
A review on virtex fpga family from xilinx
University of Kassel
 
PDF
Programmable Hardware - An Overview
S Yousuf Imam
 
PPTX
Introduction to CPLD: Field Programmable Gate Array
ENAULHAQSHAIK
 
PDF
FPGA/Reconfigurable computing (HPRC)
rinnocente
 
PPT
nios.ppt
fahad283209
 
PPT
Fpga &;cpld(by alok singh)
Alok Singh
 
PPT
Introduction to fpga synthesis tools
Hossam Hassan
 
PDF
FPGAs – CHRONOLOGICAL DEVELOPMENTS AND CHALLENGES
IAEME Publication
 
PPTX
PLDs
VisualBee.com
 
PDF
Pld dp
chandkec
 
PDF
Interoperability of Reconfiguring System on FPGA Using a Design Entry of Hard...
IDES Editor
 
PPT
L12_PROGRAMMABLE+LOGIC+DEVICES+(PLD).ppt
MikeTango5
 
PPT
L12_PROGRAMMABLE+LOGIC+DEVICES+(PLD).ppt
Rethabile37
 
PPTX
integrated circuits in electrical engineering
vadlamudikavyasree
 
Project report of 2016 Trainee_final
Akash Chowdhury
 
FPGAPpr_final
Priyesh vJ
 
FIELD PROGRAMMABLE GATE ARRAYS AND THEIR APPLICATIONS
Professor at RYM Engineering College, Ballari
 
Cpld and fpga mod vi
Agi George
 
4_BIT_ALU
Sohel Siddique
 
A review on virtex fpga family from xilinx
University of Kassel
 
Programmable Hardware - An Overview
S Yousuf Imam
 
Introduction to CPLD: Field Programmable Gate Array
ENAULHAQSHAIK
 
FPGA/Reconfigurable computing (HPRC)
rinnocente
 
nios.ppt
fahad283209
 
Fpga &;cpld(by alok singh)
Alok Singh
 
Introduction to fpga synthesis tools
Hossam Hassan
 
FPGAs – CHRONOLOGICAL DEVELOPMENTS AND CHALLENGES
IAEME Publication
 
Pld dp
chandkec
 
Interoperability of Reconfiguring System on FPGA Using a Design Entry of Hard...
IDES Editor
 
L12_PROGRAMMABLE+LOGIC+DEVICES+(PLD).ppt
MikeTango5
 
L12_PROGRAMMABLE+LOGIC+DEVICES+(PLD).ppt
Rethabile37
 
integrated circuits in electrical engineering
vadlamudikavyasree
 
Ad

Recently uploaded (20)

PDF
WATERSHED MANAGEMENT CASE STUDIES - ULUGURU MOUNTAINS AND ARVARI RIVERpdf
Ar.Asna
 
PDF
Vani - The Voice of Excellence - Jul 2025 issue
Savipriya Raghavendra
 
PPTX
The Gift of the Magi by O Henry-A Story of True Love, Sacrifice, and Selfless...
Beena E S
 
PDF
Lesson 1 - Nature of Inquiry and Research.pdf
marvinnbustamante1
 
PPTX
How to Create & Manage Stages in Odoo 18 Helpdesk
Celine George
 
PPTX
Aerobic and Anaerobic respiration and CPR.pptx
Olivier Rochester
 
PPTX
How to Manage Allocation Report for Manufacturing Orders in Odoo 18
Celine George
 
PDF
TLE 8 QUARTER 1 MODULE WEEK 1 MATATAG CURRICULUM
denniseraya1997
 
PDF
Indian National movement PPT by Simanchala Sarab, Covering The INC(Formation,...
Simanchala Sarab, BABed(ITEP Secondary stage) in History student at GNDU Amritsar
 
PPTX
ENGlish 8 lesson presentation PowerPoint.pptx
marawehsvinetshe
 
PPTX
How to Add a Custom Button in Odoo 18 POS Screen
Celine George
 
PDF
IMPORTANT GUIDELINES FOR M.Sc.ZOOLOGY DISSERTATION
raviralanaresh2
 
PPTX
Lesson 1 Cell (Structures, Functions, and Theory).pptx
marvinnbustamante1
 
PDF
AI-assisted IP-Design lecture from the MIPLM 2025
MIPLM
 
PDF
TechSoup Microsoft Copilot Nonprofit Use Cases and Live Demo - 2025.06.25.pdf
TechSoup
 
PPT
Indian Contract Act 1872, Business Law #MBA #BBA #BCOM
priyasinghy107
 
PDF
Lean IP - Lecture by Dr Oliver Baldus at the MIPLM 2025
MIPLM
 
PPTX
Life and Career Skills Lesson 2.pptxProtective and Risk Factors of Late Adole...
ryangabrielcatalon40
 
PPTX
Exploring Linear and Angular Quantities and Ergonomic Design.pptx
AngeliqueTolentinoDe
 
PPTX
ENG8_Q1_WEEK2_LESSON1. Presentation pptx
marawehsvinetshe
 
WATERSHED MANAGEMENT CASE STUDIES - ULUGURU MOUNTAINS AND ARVARI RIVERpdf
Ar.Asna
 
Vani - The Voice of Excellence - Jul 2025 issue
Savipriya Raghavendra
 
The Gift of the Magi by O Henry-A Story of True Love, Sacrifice, and Selfless...
Beena E S
 
Lesson 1 - Nature of Inquiry and Research.pdf
marvinnbustamante1
 
How to Create & Manage Stages in Odoo 18 Helpdesk
Celine George
 
Aerobic and Anaerobic respiration and CPR.pptx
Olivier Rochester
 
How to Manage Allocation Report for Manufacturing Orders in Odoo 18
Celine George
 
TLE 8 QUARTER 1 MODULE WEEK 1 MATATAG CURRICULUM
denniseraya1997
 
Indian National movement PPT by Simanchala Sarab, Covering The INC(Formation,...
Simanchala Sarab, BABed(ITEP Secondary stage) in History student at GNDU Amritsar
 
ENGlish 8 lesson presentation PowerPoint.pptx
marawehsvinetshe
 
How to Add a Custom Button in Odoo 18 POS Screen
Celine George
 
IMPORTANT GUIDELINES FOR M.Sc.ZOOLOGY DISSERTATION
raviralanaresh2
 
Lesson 1 Cell (Structures, Functions, and Theory).pptx
marvinnbustamante1
 
AI-assisted IP-Design lecture from the MIPLM 2025
MIPLM
 
TechSoup Microsoft Copilot Nonprofit Use Cases and Live Demo - 2025.06.25.pdf
TechSoup
 
Indian Contract Act 1872, Business Law #MBA #BBA #BCOM
priyasinghy107
 
Lean IP - Lecture by Dr Oliver Baldus at the MIPLM 2025
MIPLM
 
Life and Career Skills Lesson 2.pptxProtective and Risk Factors of Late Adole...
ryangabrielcatalon40
 
Exploring Linear and Angular Quantities and Ergonomic Design.pptx
AngeliqueTolentinoDe
 
ENG8_Q1_WEEK2_LESSON1. Presentation pptx
marawehsvinetshe
 
Ad

Programmable logic device (PLD)

  • 1. Programmable Logic Device Saad Ahmed BE (E)A -FPGA
  • 3. FPGA • A field-programmable gate array (FPGA) is an integrated circuit designed to be configured by a designer after manufacturing. • It contain programmable logic components called "logic blocks“.
  • 4. Why FPGA… • Efficient resources utilization • Very high complexities possible • Fast and efficient systems • The low non-recurring engineering costs relative to an ASIC design
  • 5. Vendors - Xilinx has traditionally been the FPGA leader. Altera is the second FPGA heavyweight. - Lattice Semiconductor focuses on low-cost, feature- optimized FPGAs and non-volatile, flash-based FPGAs. - Actel has antifuse and reprogrammable flash-based FPGAs. - QuickLogic has antifuse (programmable-only-once) products. - Cypress Semiconductor
  • 6. Xilinx Xilinx is programmed to give you control. The company is a top supplier of field-programmable gate arrays (FPGAs) and complex programmable logic devices (CPLDs).
  • 7. The Xilinx FPGA Families: • Virtex Family: This family is advised for applications that demands higher bandwidth and higher performance. • Spartan Family: This family is advised for low cost, low power, and high performance for cost-sensitive applications which will be used in high amounts of productions.
  • 8. • High Performance at different voltages • Footprint Compatibility - Devices within each family are compatible. • Low power consumption/high performance • Integrated Software • Technology independence - EDIF, VHDL, Verilog, SDF interfaces. Xilinx FPGAs - Generic Features
  • 9. • Silicon Family Name: Virtex II, Spartan II Core Architecture: • Product Type: Programmer, In-Circuit • Supply Voltage: 5.25V • Synchronous Single and Dual-Port RAM • Internal Three-state buffers. • JTAG Boundary Scan • System performance to 80 MHz • 0.5 µ SRAM Process Technology XC4000
  • 10. Application (Half Adder On VHDL) VHDL stands for VHSIC Hardware Definition Language where VHSIC stands for Very High Speed Integrated Circuit. VHDL can be used for two purposes: •Synthesis •Simulation
  • 11. VHDL CODE • library IEEE; use IEEE.STD_LOGIC_1164.ALL; • entity HALF_ADDER is Port ( A : in STD_LOGIC; B : in STD_LOGIC; SUM : out STD_LOGIC; CARRY : out STD_LOGIC); end HALF_ADDER; • architecture Behavioral of HALF_ADDER is begin SUM <= A XOR B; CARRY <= A AND B; end Behavioral;