SERC, IISc CRAY PetaFLOPS System

May 16, 2015Download as PPTX, PDF2 likes3,241 views

The Supercomputer Education and Research Center (SERC) at the Indian Institute of Science, Bangalore (IISc) procured the fastest supercomuter in India and 50-60th fastest in the world. These are some images in setting up the machine and its supporting datacenter requirement More details here: http://adarshpatil.in/timewarp/blog/iisc-serc-cray-supercomputer-sahasrat.html

SERC
 Providing computing facility to Institute
users from 1970.
 State-of-the-art facility for parallel
computing with high performance storage
along with a range of software application
domains.
 Balance between capacity and capability
computing to meet diverse requirements
of users.

SERC Petascale System
 Cray-XC40, an MPP class machine
 Petascale compute capability with
◦ CPU Clusters with 33024 Intel-Haswell processor
cores achieving more than 900 TFLOPS
◦ 44 node GPU clusters
with Intel Ivybridge
processor and Tesla K40
GPU, delivering 52
TFLOPS
◦ 48 node Intel Xeon Phi
Cluster (5120D) giving
28 TFLOPS

Compute
Blade :
Each
having 4
nodes or
96 cores
Chassis :
16 blades;
64 nodes;
No cables
Group:
6 Chassis
and 384
nodes
Electrical
network
cables
System
4 Groups
Active
Optical
cables
SYSTEM BUILDING BLOCKS

Aries NOC
Connects
nodes on a
blade
128Gbps
Rank 1
Network
Backplane
connection
through blade
Connects nodes
on a chassis
157.6Gbps
Rank 2
Network
Passive Electrical
cables
Connect
multiple chassis
All-to-all chassis
connection
157.6Gbps
Rank 3
Network
Optical cable
connection to
multiple
cabinets
All-to-all
cabinet
connection on
a Dragonfly
topology
43Gbps
SYSTEM INTERCONNECT

Parallel File System
2 Peta Byte of Direct Attached parallel
storage with RAID6 from DDN
Cray’s Parallel Lustre File System
28 GBps Read and 32 GBps Write
performance

Installation & Commissioning
of the Petascale System

Petascale System: Status
 Operational from Jan. 15, 2015
 System Acceptance by Feb. 19, 2015
 60+ users
 A few show case capability applications

Unsteady Aerodynamic
Simulation
 Dynamic Ground Effect: Unsteady simulation of entire
landing sequence of a high lift wing
 Problem size: 36 Million volume grid & simulation of 11
secs of the landing sequence
 System : 8 days on XC40 using 10000 Xeon cores (for a time
step of .001 sec)

 Observation: A critical number of supernovae
required to maintain an over-pressured bubble
for 10s of Myr, for a given density and spatial
separation between supernovae. These
superbubbles should break out of galaxies and
suppress global star formation.
 PLUTO hydrodynamics code to simulate
supernovae using 5123 and 10243 simulations.
 Application scales upto 12,000 cores.
Simulating Overlapping
Supernovae

CESNET and INVEA-TECH demonstrated transferring data at 100 Gbps over a single PCIe interface using an FPGA card and PCIe bifurcation. They used two of the FPGA's PCIe x8 interfaces connected to a single PCIe x16 slot, allowing the FPGA to achieve over 107 Gbps of throughput. While this shows PCIe bifurcation can enable high-speed transfers without an additional PCIe switch, scaling the packet processing on the CPU remains a challenge requiring distribution across multiple CPU cores.

Research Advance04032016Zhongliang Zhou

- The document summarizes the author's research advance from February to April, which involved developing an advanced wireless sensor network prototype. - The advanced prototype integrated another Zigbee solution called Xbee that acts as a coordinator and link routers to enable larger network coverage, and allows sensor information to be sent through satellite communication channels. - It also has the capability of hardware encryption using the AES algorithm. The network topology includes one Xbee coordinator, one router node, six sensor nodes, and an Iridium 9603 satellite server for communication.

Intel Microarchitecture (Nehalem) and its Applications on Videogamesjafapatron

IBM Data Centric Systems & OpenPOWERinside-BigData.com

In this video from the HPC User Forum in Santa Fe, Yoonho Park from IBM presents: IBM Datacentric Servers & OpenPOWER. "Big data analytics, machine learning and deep learning are among the most rapidly growing workloads in the data center. These workloads have the compute performance requirements of traditional technical computing or high performance computing, coupled with a much larger volume and velocity of data." Watch the video: http://wp.me/p3RLHQ-gJv Learn more: https://openpowerfoundation.org/ Sign up for our insideHPC Newsletter: http://insidehpc.com/newsletter

Implementing AI: High Performance Architectures: Large scale HPC hardware in ...KTN

The Implementing AI: High Performance Architectures webinar, hosted by KTN and eFutures, was the fourth event in the Implementing AI webinar series. The focus of the webinar was the impact of processing AI data on data centres - particularly from the technology perspective. Prof. Simon McIntosh-Smith, Professor in High Performance Computing, University of Bristol, covered Large scale HPC hardware in the age of AI.

Java RxTx libraryArkom Thaicharoen

This document discusses serial communication hardware connections and the RxTx Java library. It begins by explaining serial communication hardware, including common connectors like DB-9 and the role of the UART. It then introduces the RxTx Java library, which provides serial communication capabilities for Java applications using native implementations. It discusses including the RxTx library in projects and provides an example of an applied project using RxTx for serial communication with an Arduino.

DCN PresentationBrad Boyce

The document outlines recommendations for upgrading the network of software company ADTECH, which has sites in Auckland, Wellington, and Christchurch. It recommends establishing a star topology for LANs using category 6 cabling, with a switched distribution layer and routed core layer for the backbone. A bus topology using leased fiber-optic would connect the three sites. The wireless LAN at Wellington would use 802.11ac with WPA2-AES Enterprise security. Subnets would be separated by floor at each site to reduce traffic. Ethernet services and OSPF routing protocols are also recommended.

6lowpan introductionMartin Abraham

6LoWPAN enables the use of IPv6 in low power wireless networks by providing an adaptation layer between IEEE 802.15.4 and IPv6. It addresses issues like large IPv6 header sizes, fragmentation, and mobility through techniques like header compression and micro-mobility support. By allowing wireless embedded devices to connect using standard IPv6 protocols, 6LoWPAN helps foster interoperability and is an important foundation for enabling the Internet of Things.

UberCloud Webinar Abaqus and cloud computingThomas Francis

Reconfigurable network on chipAngelinaRoyappa1

This document proposes an Adaptive RingNet Network-on-Chip (NOC) designed for FPGAs. Existing FPGA NOC designs are based on ASIC designs and do not consider FPGA-specific features. The proposed Adaptive RingNet NOC improves performance over existing interconnect techniques like AXI4 by providing higher clock frequencies, better scaling, lower latency, and support for multiple clock domains. It has been designed and simulated using VHDL in Xilinx ISE 12.5. Upcoming work includes multi-clock synthesis and modeling the overall NOC as a finite state machine.

Advanced spark deep learningAdam Gibson

This document discusses DeepLeanring4j, a framework for data parallel deep learning on Spark. It provides an overview of the current landscape of deep learning tools, and proposes a solution using Javacpp, libnd4j, and SKIL (Skymind Intelligence Layer) to leverage Spark and the JVM ecosystem while allowing for heterogeneous compute. Key aspects include efficient access to image and audio data, an ND4j library for numerical compute, deployment via Juju, and an ETL pipeline interface in Canova. The goal is to build on the JVM's strengths while addressing its limitations for numerical compute through hardware acceleration.

Fastlodingthepage440

This document describes a project to develop a pipelined hardware implementation of the Advanced Encryption Standard (AES) algorithm using VHDL on an FPGA. The main objectives were to increase the speed of encryption and decryption using pipelined hardware. AES was chosen because it is a symmetric block cipher that can encrypt and decrypt information with a fixed block size of 128 bits and key sizes of 128, 192, or 256 bits. The AES algorithm and its implementation using FPGAs is described along with block diagrams of the encryption process. Advantages of the hardware approach such as performance and reconfigurability are discussed as well as potential future applications.

Mellanox Announces HDR 200 Gb/s InfiniBand Solutionsinside-BigData.com

In this deck, Gilad Shainer from Mellanox announces the world’s first HDR 200Gb/s data center interconnect solutions. "These 200Gb/s HDR InfiniBand solutions maintain Mellanox’s generation-ahead leadership while enabling customers and users to leverage an open, standards-based technology that maximizes application performance and scalability while minimizing overall data center total cost of ownership. Mellanox 200Gb/s HDR solutions will become generally available in 2017. Watch the video presentation: http://insidehpc.com/2016/11/hdr-infiniband/

Drive into calico architectureAnirban Sen Chowdhary

Calico is an open-source project that provides a layer 3 network implementation for scalable datacenter deployments using minimal packet encapsulation for better resource usage and network simplicity. It is highly scalable, secure, and simple compared to traditional overlays. Calico integrates with major orchestrators and uses standard APIs and protocols to provide a seamless experience for developers and operators while supporting communication with existing network switches and routers. It consists of components like Felix, orchestrator plugins, etcd, and BIRD that run on endpoints and distribute routing information.

Fpga computing 14 03 2013Eurotech Aurora

This document discusses enabling FPGA computing on hybrid platforms. It provides examples of Eurotech's HPC projects that utilize FPGAs, including APENet, JANUS-SSUE, and QPACE. APENet used FPGAs for a 3D-torus interconnect for clusters. JANUS-SSUE was a fully reconfigurable supercomputer. QPACE used FPGAs for a 3D-torus interconnect for lattice quantum chromodynamics computations on Cell processors. The document then introduces Aurora, Eurotech's solution for enabling FPGA-based acceleration in hybrid HPC systems through the Tigon node card architecture. It describes key features of Aurora including performance density, energy efficiency, program

OpenPOWER Latest UpdatesGanesan Narayanasamy

Emerging Networking Technologies for Industrial ApplicationsPrasant Misra

OpenPOWER System Marconi100Ganesan Narayanasamy

Energy Efficient GPS Acquisition with Sparse-GPSPrasant Misra

Following rising demands in positioning with GPS, low-cost receivers are becoming widely available; but their energy demands are still too high. For energy efficient GPS sensing in delay-tolerant applications, the possibility of offloading a few milliseconds of raw signal samples and leveraging the greater processing power of the cloud for obtaining a position fix is being actively investigated. In an attempt to reduce the energy cost of this data offloading operation, we propose Sparse-GPS: a new computing framework for GPS acquisition via sparse approximation. Within the framework, GPS signals can be efficiently compressed by random ensembles. The sparse acquisition information, pertaining to the visible satellites that are embedded within these limited measurements, can subsequently be recovered by our proposed representation dictionary. By extensive empirical evaluations, we demonstrate the acquisition quality and energy gains of Sparse-GPS. We show that it is twice as energy efficient than offloading uncompressed data, and has 5-10 times lower energy costs than standalone GPS; with a median positioning accuracy of 40 m.

ARM-based Supercomputer from Fujitsu and RIKEN - "Post-K"Phil Hughes

HPC Midlands - Supercomputing for Research and Industry (Hartree Centre prese...Martin Hamilton

HPC Midlands - E.ON Supercomputing Case StudyMartin Hamilton

Fme goes nuclear (part 2)Safe Software

A customer case implemented for Forsmark power group, a Swedish company that owns and operates the nuclear power plant Forsmark north of Stockholm. This is a customer where safety always comes first and with use of FME they can facilitate access to data without compromising security. Presentation will include everything from manual paper work to handling of sophisticated models in BIM. We solved the assignment using open standards as IFC and used FME to move and assure the quality of data from both flat DWG models and smart 3d models to a database. The end result is a customized system with FME Server running in the background. See more presentations from the FME User Conference 2014 at: www.safe.com/fmeuc

Data path-acceleration-techniques-in-a-nfv-worldHappiest Minds Technologies

High Performance Interconnects: Assessment & Rankingsinside-BigData.com

In this deck from the HPC Advisory Council Spain Conference, Dan Olds from OrionX discusses the High Performance Interconnect (HPI) market landscape, plus provides ratings and rankings of HPI choices today. "The HPI market is the very high-end of the networking equipment market where high bandwidth and low latency are non-negotiable. It started out as a specialist proprietary segment but has blossomed into an indispensable, large, and growing area. Products in this category are used to build extreme-scale computing systems. They are typically not used for traditional telco, enterprise, or service provider networking needs. In this talk, we’ll take a look at the technologies and performance of their high-end technology and the coming battle between onloading vs. offloading interconnect architectures." Watch the video presentation: http://wp.me/p3RLHQ-fON Learn more: http://orionx.net/wp-content/uploads/2016/06/HPI-Environment-OrionX-Constellation-DataCenter-20160626.pdf Sign up for our insideHPC Newsletter: http://insidehpc.com/newsletter

RISC-V and OpenPOWER open-ISA and open-HW - a swiss army knife for HPCGanesan Narayanasamy

To cope with the steaming out of Moore’s law and Dennard’s scaling end, the world of High-Performance Computing is rapidly evolving toward high-throughput architectures with specialized hardware for vectors and tensor operations in conjunction with sophisticated power management subsystems. RISC-V ISA and Open-HW can prove its effectiveness in fostering innovation in the HPC market as it has done in the embedded one. In this talk, I will introduce a set of building blocks for future HPC systems we have been designing at the ETH Zurich and the University of Bologna.

PosterIT410-2Chanon Luke

The document discusses layer 3 switches, which build routing information like routers using protocols such as OSPF and RIP. Layer 3 switches create collision domains, buffer packets before switching, and can use hardware ASIC chips or software on a processor to perform functions. They operate at the network layer, provide inter-VLAN routing performance comparable to high-end routers but at a lower cost, and allow for flexibility in network design by combining layer 2 and 3 switching capabilities.

Ef35745749IJERA Editor

International Journal of Engineering Research and Applications (IJERA) is an open access online peer reviewed international journal that publishes research and review articles in the fields of Computer Science, Neural Networks, Electrical Engineering, Software Engineering, Information Technology, Mechanical Engineering, Chemical Engineering, Plastic Engineering, Food Technology, Textile Engineering, Nano Technology & science, Power Electronics, Electronics & Communication Engineering, Computational mathematics, Image processing, Civil Engineering, Structural Engineering, Environmental Engineering, VLSI Testing & Low Power VLSI Design etc.

Petascale Storage -- Do It Yourself!Tim Lossen

Future of cloud storageGlusterFS

More Related Content

What's hot (20)

UberCloud Webinar Abaqus and cloud computingThomas Francis

Reconfigurable network on chipAngelinaRoyappa1

Advanced spark deep learningAdam Gibson

Fastlodingthepage440

Mellanox Announces HDR 200 Gb/s InfiniBand Solutionsinside-BigData.com

Drive into calico architectureAnirban Sen Chowdhary

Fpga computing 14 03 2013Eurotech Aurora

OpenPOWER Latest UpdatesGanesan Narayanasamy

Emerging Networking Technologies for Industrial ApplicationsPrasant Misra

OpenPOWER System Marconi100Ganesan Narayanasamy

Energy Efficient GPS Acquisition with Sparse-GPSPrasant Misra

ARM-based Supercomputer from Fujitsu and RIKEN - "Post-K"Phil Hughes

HPC Midlands - Supercomputing for Research and Industry (Hartree Centre prese...Martin Hamilton

HPC Midlands - E.ON Supercomputing Case StudyMartin Hamilton

Fme goes nuclear (part 2)Safe Software

Data path-acceleration-techniques-in-a-nfv-worldHappiest Minds Technologies

High Performance Interconnects: Assessment & Rankingsinside-BigData.com

RISC-V and OpenPOWER open-ISA and open-HW - a swiss army knife for HPCGanesan Narayanasamy

PosterIT410-2Chanon Luke

Ef35745749IJERA Editor

UberCloud Webinar Abaqus and cloud computingThomas Francis

Reconfigurable network on chipAngelinaRoyappa1

Advanced spark deep learningAdam Gibson

Fastlodingthepage440

Mellanox Announces HDR 200 Gb/s InfiniBand Solutionsinside-BigData.com

Drive into calico architectureAnirban Sen Chowdhary

Fpga computing 14 03 2013Eurotech Aurora

OpenPOWER Latest UpdatesGanesan Narayanasamy

Emerging Networking Technologies for Industrial ApplicationsPrasant Misra

OpenPOWER System Marconi100Ganesan Narayanasamy

Energy Efficient GPS Acquisition with Sparse-GPSPrasant Misra

ARM-based Supercomputer from Fujitsu and RIKEN - "Post-K"Phil Hughes

HPC Midlands - Supercomputing for Research and Industry (Hartree Centre prese...Martin Hamilton

HPC Midlands - E.ON Supercomputing Case StudyMartin Hamilton

Fme goes nuclear (part 2)Safe Software

Data path-acceleration-techniques-in-a-nfv-worldHappiest Minds Technologies

High Performance Interconnects: Assessment & Rankingsinside-BigData.com

RISC-V and OpenPOWER open-ISA and open-HW - a swiss army knife for HPCGanesan Narayanasamy

PosterIT410-2Chanon Luke

Ef35745749IJERA Editor

Viewers also liked (18)

Petascale Storage -- Do It Yourself!Tim Lossen

Future of cloud storageGlusterFS

Cycle Computing Record-breaking Petascale HPC Runinside-BigData.com

In this slidecast, Jason Stowe from Cycle Computing describes the company's recent record-breaking Petascale CycleCloud HPC production run. "For this big workload, a 156,314-core CycleCloud behemoth spanning 8 AWS regions, totaling 1.21 petaFLOPS (RPeak, not RMax) of aggregate compute power, to simulate 205,000 materials, crunched 264 compute years in only 18 hours. Thanks to Cycle's software and Amazon's Spot Instances, a supercomputing environment worth $68M if you had bought it, ran 2.3 Million hours of material science, approximately 264 compute-years, of simulation in only 18 hours, cost only $33,000, or $0.16 per molecule." Learn more: http://blog.cyclecomputing.com/2013/11/back-to-the-future-121-petaflopsrpeak-156000-core-cyclecloud-hpc-runs-264-years-of-materials-science.html Watch the video presentation: http://wp.me/p3RLHQ-aO9

many-task computingHarry Sunarsa

Many-Task Computing (MTC) aims to enable task-parallel applications to leverage large distributed systems through a loosely-coupled model. MTC applications involve a large number of tasks with short runtimes and are data-intensive. This differs from traditional HPC which focuses on tightly-coupled applications. As computing resources scale, challenges arise around application scalability, reliability, resource manager scalability, and efficient hardware utilization that MTC seeks to address. MTC is applicable to clusters, grids, and supercomputers and provides opportunities to analyze increasingly large scientific datasets generated from experiments and simulations.

The Explosion of Petascale in the Race to ExascaleIntel IT Center

Search algorithms for discrete optimizationSally Salem

SIA „ILY” pieredzes stāstsEkonomikas ministrija

Petascale Cloud Storage with GlusterFSThe Linux Foundation

This document summarizes GlusterFS, an open source software-only solution for petabyte scale cloud storage. Key points include: - GlusterFS uses a fully distributed architecture with no single point of failure and allows scaling storage capacity linearly by adding more servers. It can support hundreds of petabytes. - Features include high availability through replication, global namespaces, and support for hundreds of petabytes of storage using Gigabit or 10 Gigabit Ethernet networks. - GlusterFS integrates with OpenStack for providing scalable cloud storage for applications, virtual machine images, and other use cases. It allows better management of VM images than object storage.

Distributed Shared Memory SystemsAnkit Gupta

Distributed shared memory (DSM) systems implement a shared memory model in distributed systems without physical shared memory. DSM provides a virtual shared address space between nodes. It overcomes high communication costs by moving data to the location of access. DSM research aims to build less expensive and larger parallel machines while eliminating programming difficulties of other architectures. DSM models include object, variable, page, and hardware-based approaches. Key issues in developing DSM involve granularity, memory coherence, replacement strategies, and avoiding thrashing. Common DSM algorithms are central server, migration, read replication, and full replication models.

Nanotechnology by sanchit sharmaSanchit Sharma

This document discusses the history and impact of nanotechnology. It begins by discussing Richard Feynman's 1959 lecture where he proposed building things at the atomic scale from the bottom up. Nanotechnology allows manipulating individual atoms and molecules to create novel materials and devices much smaller than previously possible. Examples of nanotechnology applications include more powerful computers, new medical technologies like targeted drug delivery, and more efficient energy and environmental technologies like solar cells. The document also discusses tools used in nanotechnology like electron microscopes and examples of nanomaterials like carbon nanotubes.

Opticalcomputing finalVISHNU K NARAYANAN

The document discusses optical computing technology as an alternative to traditional electronic computing. It notes that optical computing was researched in the 1980s but work tapered off due to materials limitations. Light is well-suited for computing due to its speed, ability to be manipulated, and suitability for parallelization. Optical computing could solve miniaturization problems and allow data to be processed in parallel. Key components discussed include vertical cavity surface emitting lasers, smart pixel technology, wavelength division multiplexing, and spatial light modulators. The document outlines some advantages and challenges of optical computing.

Distributed shared memory shyam soniShyam Soni

Distributed shared memory (DSM) allows nodes in a cluster to access shared memory across the cluster in addition to each node's private memory. DSM uses a software memory manager on each node to map local memory into a virtual shared memory space. It consists of nodes connected by high-speed communication and each node contains components associated with the DSM system. Algorithms for implementing DSM deal with distributing shared data across nodes to minimize access latency while maintaining data coherence with minimal overhead.

Optical Computing TechnologyKanchan Shinde

Optical computing uses optics and related technologies to improve computing. It can provide terabit network speeds beyond what is possible with electronic circuits alone. There are several types of optical computers including analog, optoelectronic, and parallel digital computers. Optical computers use photonic circuits and can exploit the speed of light for parallel processing. While promising, optical computing still faces challenges in dense organization and optoelectronic conversion delays.

Synchronization in distributed systems SHATHAN

This document discusses various topics related to synchronization in distributed systems, including distributed algorithms, logical clocks, global state, and leader election. It provides definitions and examples of key synchronization concepts such as coordination, synchronization, and determining global states. Examples of logical clock algorithms like Lamport clocks and vector clocks are provided. Challenges around clock synchronization and calculating global system states are also summarized.

Distributed Shared Memory SystemsArush Nagpal

Distributed shared memory (DSM) systems implement shared memory in distributed systems without physical shared memory. DSM provides a virtual shared address space across nodes. This overcomes high communication costs. Memory mapping managers map local memory to the shared space. DSM aims to build larger, less expensive parallel machines and simplify programming. It supports shared memory models like page, object, and variable-based. Issues include memory coherence, data location, replacement strategy, and thrashing. Algorithms like central server, migration, read replication, and full replication manage data distribution and consistency.

Quantum ComputersDeepti.B

Quantum computers have the potential to solve certain problems much faster than classical computers by exploiting principles of quantum mechanics, such as superposition and entanglement. However, building large-scale, reliable quantum computers faces challenges related to decoherence and controlling quantum systems. Current research aims to develop quantum algorithms and overcome issues in scaling up quantum hardware to perform more complex computations than today's most powerful supercomputers.

Quantum computer pptNisarg Bhagavantanavar

This document presents an overview of quantum computers. It begins with an introduction and brief outline, then discusses the history of quantum computing from 1982 onwards. It explains that quantum computers use quantum mechanics principles like qubits and superposition to potentially solve problems beyond the capabilities of classical computers. Some applications mentioned include cryptography, artificial intelligence, and teleportation. Challenges like decoherence and error correction are also noted. The conclusion states that if successfully built, quantum computers could revolutionize society.

Super computerVivek Kandhagatla

Supercomputers are computers with a high level of computational capacity compared to general purpose computers. They are used for highly calculation intensive tasks like weather forecasting, nuclear weapon simulations, and data analysis. The history of supercomputing dates back to the 1960s. Modern supercomputers use parallel processing techniques like distributed and shared memory architectures to achieve very high performance measured in floating-point operations per second. Common supercomputer architectures include UMA, ccNUMA, massively parallel processing, and clusters.

Petascale Storage -- Do It Yourself!Tim Lossen

Future of cloud storageGlusterFS

Cycle Computing Record-breaking Petascale HPC Runinside-BigData.com

many-task computingHarry Sunarsa

The Explosion of Petascale in the Race to ExascaleIntel IT Center

Search algorithms for discrete optimizationSally Salem

SIA „ILY” pieredzes stāstsEkonomikas ministrija

Petascale Cloud Storage with GlusterFSThe Linux Foundation

Distributed Shared Memory SystemsAnkit Gupta

Nanotechnology by sanchit sharmaSanchit Sharma

Opticalcomputing finalVISHNU K NARAYANAN

Distributed shared memory shyam soniShyam Soni

Optical Computing TechnologyKanchan Shinde

Synchronization in distributed systems SHATHAN

Distributed Shared Memory SystemsArush Nagpal

Quantum ComputersDeepti.B

Quantum computer pptNisarg Bhagavantanavar

Super computerVivek Kandhagatla

Similar to SERC, IISc CRAY PetaFLOPS System (20)

Tesla Accelerated Computing Platforminside-BigData.com

Axel Koehler from Nvidia presented this deck at the 2016 HPC Advisory Council Switzerland Conference. “Accelerated computing is transforming the data center that delivers unprecedented throughput, enabling new discoveries and services for end users. This talk will give an overview about the NVIDIA Tesla accelerated computing platform including the latest developments in hardware and software. In addition it will be shown how deep learning on GPUs is changing how we use computers to understand data.” In related news, the GPU Technology Conference takes place April 4-7 in Silicon Valley. Watch the video presentation: http://insidehpc.com/2016/03/tesla-accelerated-computing/ See more talks in the Swiss Conference Video Gallery: http://insidehpc.com/2016-swiss-hpc-conference/ Sign up for our insideHPC Newsletter: http://insidehpc.com/newsletter

HPC Infrastructure To Solve The CFD Grand ChallengeAnand Haridass

This document summarizes Anand Haridass' presentation on using HPC infrastructure to solve computational fluid dynamics (CFD) grand challenges. It discusses how CFD utilizes physics, mathematics, computational geometry, and computer science. Solving CFD problems is bound by memory usage, computation needs, and network requirements. The presentation outlines IBM's POWER processor roadmap and how the POWER9 will have stronger cores, enhanced caches, and improved interfaces like NVLink and CAPI to accelerate workloads like CFD. Case studies demonstrate how IBM systems using GPUs and NVLink can provide faster performance for CFD codes and reservoir simulations.

PLNOG 17 - Nicolai van der Smagt - Building and connecting the eBay Classifie...PROIDEA

The document summarizes the migration of eBay Classifieds' infrastructure to a hybrid cloud architecture using OpenStack and Contrail. A 3-way partnership between eBay Classifieds, Infradata, and Juniper Networks built the cloud in 6 months. It integrated with the legacy infrastructure and launched initially with limited features in a single datacenter. The architecture includes OpenStack for orchestration, a Juniper underlay fabric, Contrail for SDN overlay, and L3VPN connectivity to the legacy MPLS backbone for a hybrid cloud. The cloud is now in production serving 300 nodes and expanding to additional regions.

Assisting User’s Transition to Titan’s Accelerated Architectureinside-BigData.com

Oak Ridge National Lab is home of Titan, the largest GPU accelerated supercomputer in the world. This fact alone can be an intimidating experience for users new to leadership computing facilities. Our facility has collected over four years of experience helping users port applications to Titan. This talk will explain common paths and tools to successfully port applications, and expose common difficulties experienced by new users. Lastly, learn how our free and open training program can assist your organization in this transition.

2. Seamless Surveillance with Juniper networks.pdfPawachMetharattanara

This document provides an overview of Juniper Networks switching portfolio. It discusses trends driving changes in enterprise networks like BYOD, wireless access, and virtualization. It then covers Juniper's switching platforms ranging from fixed configuration EX2200 for branch offices to modular EX9200 for data centers. It describes the key features, specifications and use cases for each product family including EX3200, EX4200, EX4300, EX4500 and EX4550 series. It positions the different switches based on their port counts, performance capabilities and suitability for access, distribution and core layers.

The new cisco catalyst 4500 e supervisor engine 9 eIT Tech

qfx5100-ethernet-switch-datasheet.pdfqfx5100-ethernetChristianSilva166877

cisco-c9200l-48p-4x-e-datasheet.pdfHi-Network.com

The C9200L-48P-4X-E is a Cisco Catalyst 9200L series switch that provides 48 ports of full Power over Ethernet Plus (PoE+), 4x10G fixed uplinks, redundant power and fans, and Network Essentials software. It has a switching capacity of 176 Gbps, 2GB of DRAM, and 4GB of flash storage. The switch dimensions are 1.73 x 17.5 x 11.3 inches. It provides Layer 3 routing, advanced network monitoring, and is enabled for plug-and-play deployment. The document provides specifications, accessories, and contact information for purchasing the switch.

knoSYS_HardwareBenjamin Salisbury

The document describes the hardware specifications of the k100 and k25 models from Knome. The k100 is a high-performance processing center with 4 compute nodes, each with 128GB RAM and 128 virtual cores, for a total of 512GB RAM and 512 virtual cores. It also includes a database server and 60TB of storage expandable to 180TB. The k25 is a smaller system aimed at labs with lower volume needs, with one compute node, 256GB RAM, and 24TB of storage. Both systems provide redundancy and fast networking and storage capabilities for genomic data analysis.

CSCfi Computing Services 12/2014Olli-Pekka Lehto

The document discusses CSC's high performance computing capabilities and developments from 2012-2014. It summarizes that CSC upgraded its Sisu and Taito systems in 2014 with new Intel Haswell CPUs, increasing cores by 50% and reducing energy usage. The upgrades boosted Sisu's performance to 1700 TFlops, making it the 37th most powerful system in the world. CSC now provides a total of 2.54 PFlops of computing power and is the most powerful academic computing facility in the Nordic countries.

Hardware architecture of Summit SupercomputerVigneshwarRamaswamy

Cilium - Fast IPv6 Container Networking with BPF and XDPThomas Graf

We present a new open source project which provides IPv6 networking for Linux Containers by generating programs for each individual container on the fly and then runs them as JITed BPF code in the kernel. By generating and compiling the code, the program is reduced to the minimally required feature set and then heavily optimised by the compiler as parameters become plain variables. The upcoming addition of the Express Data Plane (XDP) to the kernel will make this approach even more efficient as the programs will get invoked directly from the network driver.

PCCC24（第24回PCクラスタシンポジウム）：筑波大学計算科学研究センターテーマ２「スーパーコンピュータCygnus / Pegasus」PC Cluster Consortium

PCクラスタコンソーシアムの開催する PCCC24（第24回PCクラスタシンポジウム）「サステイナブルなHPCに向けて」会員展示として公開中のスライドです。詳細は下記のWebサイトへお越しください。 ▽PCCC24 「サステイナブルなHPCに向けて」（2024年12月5日～6日） https://www.pccluster.org/ja/event/pccc24/

Inside the Volta GPU Architecture and CUDA 9inside-BigData.com

In this deck from the NVIDIA GPU Technology Conference, Axel Koehler presents: Inside the Volta GPU Architecture and CUDA 9. "The presentation will give an overview about the new NVIDIA Volta GPU architecture and the latest CUDA 9 release. The NVIDIA Volta architecture powers the worlds most advanced data center GPU for AI, HPC, and Graphics. Volta features a new Streaming Multiprocessor (SM) architecture and includes enhanced features like NVLINK2 and the Multi-Process Service (MPS) that delivers major improvements in performance, energy efficiency, and ease of programmability. New features like Independent Thread Scheduling and the Tensor Cores enable Volta to simultaneously deliver the fastest and most accessible performance. CUDA is NVIDIA''s parallel computing platform and programming model. You''ll learn about new programming model enhancements and performance improvements in the latest CUDA9 release." Watch the video: https://wp.me/p3RLHQ-iB7 Learn more: https://www.nvidia.com/en-us/gtc/ Sign up for our insideHPC Newsletter: http://insidehpc.com/newsletter

cisco-c9200l-48t-4x-e-datasheet.pdfHi-Network.com

The document summarizes the specifications and features of the Cisco Catalyst 9200L 48-port Data 4x10G uplink Switch with Network Essentials software (C9200L-48T-4X-E). It has 48 10/100/1000 copper ports, 4 fixed 10G uplink ports, 2GB of DRAM, and provides up to 176Gbps of switching capacity. Key features include PoE+ capability, redundant power and fans, flexible downlink options, stacking support, and security features like AES encryption. It is suited for network deployments requiring full PoE+ support and resiliency.

A Library for Emerging High-Performance Computing ClustersIntel® Software

This document discusses the challenges of developing communication libraries for exascale systems using hybrid MPI+X programming models. It describes how current MPI+PGAS approaches use separate runtimes, which can lead to issues like deadlock. The document advocates for a unified runtime that can support multiple programming models simultaneously to avoid such issues and enable better performance. It also outlines MVAPICH2's work on designs like multi-endpoint that integrate MPI and OpenMP to efficiently support emerging highly threaded systems.

How to Design Scalable HPC, Deep Learning, and Cloud Middleware for Exascale ...inside-BigData.com

In this deck from the 2019 Stanford HPC Conference, DK Panda from Ohio State University presents: How to Design Scalable HPC, Deep Learning and Cloud Middleware for Exascale Systems. "This talk will focus on challenges in designing HPC, Deep Learning, and HPC Cloud middleware for Exascale systems with millions of processors and accelerators. For the HPC domain, we will discuss about the challenges in designing runtime environments for MPI+X (PGAS - OpenSHMEM/UPC/CAF/UPC++, OpenMP, and CUDA) programming models taking into account support for multi-core systems (Xeon, OpenPower, and ARM), high-performance networks, GPGPUs (including GPUDirect RDMA), and energy-awareness. Features and sample performance numbers from the MVAPICH2 libraries (http://mvapich.cse.ohio-state.edu) will be presented. For the Deep Learning domain, we will focus on popular Deep Learning frameworks (Caffe, CNTK, and TensorFlow) to extract performance and scalability with MVAPICH2-GDR MPI library and RDMA-Enabled Big Data stacks. Finally, we will outline the challenges in moving middleware to the Cloud environments." Watch the video: https://youtu.be/hR8cnFVF8Zg Learn more: http://www.cse.ohio-state.edu/~panda and http://hpcadvisorycouncil.com/events/2019/stanford-workshop/ Sign up for our insideHPC Newsletter: http://insidehpc.com/newsletter

Accelerating TensorFlow with RDMA for high-performance deep learningDataWorks Summit

Google’s TensorFlow is one of the most popular deep learning (DL) frameworks. In distributed TensorFlow, gradient updates are a critical step governing the total model training time. These updates incur a massive volume of data transfer over the network. In this talk, we first present a thorough analysis of the communication patterns in distributed TensorFlow. Then we propose a unified way of achieving high performance through enhancing the gRPC runtime with Remote Direct Memory Access (RDMA) technology on InfiniBand and RoCE. Through our proposed RDMA-gRPC design, TensorFlow only needs to run over the gRPC channel and gets the optimal performance. Our design includes advanced features such as message pipelining, message coalescing, zero-copy transmission, etc. The performance evaluations show that our proposed design can significantly speed up gRPC throughput by up to 1.5x compared to the default gRPC design. By integrating our RDMA-gRPC with TensorFlow, we are able to achieve up to 35% performance improvement for TensorFlow training with CNN models. Speakers Dhabaleswar K (DK) Panda, Professor and University Distinguished Scholar, The Ohio State University Xiaoyi Lu, Research Scientist, The Ohio State University

PLNOG 8: Ivan Pepelnjak - Data Center Fabrics - What Really Matters PROIDEA

The document discusses data center fabric architectures. It describes how traditional data center designs focus on north-south traffic but modern applications generate more east-west traffic between servers. New fabric architectures are needed to provide flexible workload placement and mobility. Common fabric approaches use leaf-spine Clos network designs with non-blocking switching fabrics to provide any-to-any connectivity between endpoints. Large-scale fabrics can be built today using existing switching equipment and protocols like ECMP routing rather than new technologies. The key is to keep layer 2 domains small and use overlay encapsulation for virtual networks.

Seminar Accelerating Business Using Microservices Architecture in Digital Age...PT Datacomm Diangraha

Tesla Accelerated Computing Platforminside-BigData.com

HPC Infrastructure To Solve The CFD Grand ChallengeAnand Haridass

PLNOG 17 - Nicolai van der Smagt - Building and connecting the eBay Classifie...PROIDEA

Assisting User’s Transition to Titan’s Accelerated Architectureinside-BigData.com

2. Seamless Surveillance with Juniper networks.pdfPawachMetharattanara

The new cisco catalyst 4500 e supervisor engine 9 eIT Tech

qfx5100-ethernet-switch-datasheet.pdfqfx5100-ethernetChristianSilva166877

cisco-c9200l-48p-4x-e-datasheet.pdfHi-Network.com

knoSYS_HardwareBenjamin Salisbury

CSCfi Computing Services 12/2014Olli-Pekka Lehto

Hardware architecture of Summit SupercomputerVigneshwarRamaswamy

Cilium - Fast IPv6 Container Networking with BPF and XDPThomas Graf

PCCC24（第24回PCクラスタシンポジウム）：筑波大学計算科学研究センターテーマ２「スーパーコンピュータCygnus / Pegasus」PC Cluster Consortium

Inside the Volta GPU Architecture and CUDA 9inside-BigData.com

cisco-c9200l-48t-4x-e-datasheet.pdfHi-Network.com

A Library for Emerging High-Performance Computing ClustersIntel® Software

How to Design Scalable HPC, Deep Learning, and Cloud Middleware for Exascale ...inside-BigData.com

Accelerating TensorFlow with RDMA for high-performance deep learningDataWorks Summit

PLNOG 8: Ivan Pepelnjak - Data Center Fabrics - What Really Matters PROIDEA

Seminar Accelerating Business Using Microservices Architecture in Digital Age...PT Datacomm Diangraha

Recently uploaded (20)

Linux Support for SMARC: How Toradex Empowers Embedded DevelopersToradex

Toradex brings robust Linux support to SMARC (Smart Mobility Architecture), ensuring high performance and long-term reliability for embedded applications. Here’s how: • Optimized Torizon OS & Yocto Support – Toradex provides Torizon OS, a Debian-based easy-to-use platform, and Yocto BSPs for customized Linux images on SMARC modules. • Seamless Integration with i.MX 8M Plus and i.MX 95 – Toradex SMARC solutions leverage NXP’s i.MX 8 M Plus and i.MX 95 SoCs, delivering power efficiency and AI-ready performance. • Secure and Reliable – With Secure Boot, over-the-air (OTA) updates, and LTS kernel support, Toradex ensures industrial-grade security and longevity. • Containerized Workflows for AI & IoT – Support for Docker, ROS, and real-time Linux enables scalable AI, ML, and IoT applications. • Strong Ecosystem & Developer Support – Toradex offers comprehensive documentation, developer tools, and dedicated support, accelerating time-to-market. With Toradex’s Linux support for SMARC, developers get a scalable, secure, and high-performance solution for industrial, medical, and AI-driven applications. Do you have a specific project or application in mind where you're considering SMARC? We can help with Free Compatibility Check and help you with quick time-to-market For more information: https://www.toradex.com/computer-on-modules/smarc-arm-family

Mobile App Development Company in Saudi ArabiaSteve Jonas

EmizenTech is a globally recognized software development company, proudly serving businesses since 2013. With over 11+ years of industry experience and a team of 200+ skilled professionals, we have successfully delivered 1200+ projects across various sectors. As a leading Mobile App Development Company In Saudi Arabia we offer end-to-end solutions for iOS, Android, and cross-platform applications. Our apps are known for their user-friendly interfaces, scalability, high performance, and strong security features. We tailor each mobile application to meet the unique needs of different industries, ensuring a seamless user experience. EmizenTech is committed to turning your vision into a powerful digital product that drives growth, innovation, and long-term success in the competitive mobile landscape of Saudi Arabia.

Build Your Own Copilot & Agents For DevsBrian McKeiver

SAP Modernization: Maximizing the Value of Your SAP S/4HANA Migration.pdfPrecisely

HCL Nomad Web – Best Practices und Verwaltung von Multiuser-Umgebungenpanagenda

Webinar Recording: https://www.panagenda.com/webinars/hcl-nomad-web-best-practices-und-verwaltung-von-multiuser-umgebungen/ HCL Nomad Web wird als die nächste Generation des HCL Notes-Clients gefeiert und bietet zahlreiche Vorteile, wie die Beseitigung des Bedarfs an Paketierung, Verteilung und Installation. Nomad Web-Client-Updates werden “automatisch” im Hintergrund installiert, was den administrativen Aufwand im Vergleich zu traditionellen HCL Notes-Clients erheblich reduziert. Allerdings stellt die Fehlerbehebung in Nomad Web im Vergleich zum Notes-Client einzigartige Herausforderungen dar. Begleiten Sie Christoph und Marc, während sie demonstrieren, wie der Fehlerbehebungsprozess in HCL Nomad Web vereinfacht werden kann, um eine reibungslose und effiziente Benutzererfahrung zu gewährleisten. In diesem Webinar werden wir effektive Strategien zur Diagnose und Lösung häufiger Probleme in HCL Nomad Web untersuchen, einschließlich - Zugriff auf die Konsole - Auffinden und Interpretieren von Protokolldateien - Zugriff auf den Datenordner im Cache des Browsers (unter Verwendung von OPFS) - Verständnis der Unterschiede zwischen Einzel- und Mehrbenutzerszenarien - Nutzung der Client Clocking-Funktion

Electronic_Mail_Attacks-1-35.pdf by xploitniftliyevhuseyn

Enhancing ICU Intelligence: How Our Functional Testing Enabled a Healthcare I...Impelsys Inc.

Andrew Marnell: Transforming Business Strategy Through Data-Driven InsightsAndrew Marnell

Increasing Retail Store Efficiency How can Planograms Save Time and Money.pptxAnoop Ashok

What is Model Context Protocol(MCP) - The new technology for communication bw...Vishnu Singh Chundawat

The MCP (Model Context Protocol) is a framework designed to manage context and interaction within complex systems. This SlideShare presentation will provide a detailed overview of the MCP Model, its applications, and how it plays a crucial role in improving communication and decision-making in distributed systems. We will explore the key concepts behind the protocol, including the importance of context, data management, and how this model enhances system adaptability and responsiveness. Ideal for software developers, system architects, and IT professionals, this presentation will offer valuable insights into how the MCP Model can streamline workflows, improve efficiency, and create more intuitive systems for a wide range of use cases.

Manifest Pre-Seed Update | A Humanoid OEM Deeptech In Francechb3

Technology Trends in 2025: AI and Big Data AnalyticsInData Labs

At InData Labs, we have been keeping an ear to the ground, looking out for AI-enabled digital transformation trends coming our way in 2025. Our report will provide a look into the technology landscape of the future, including: -Artificial Intelligence Market Overview -Strategies for AI Adoption in 2025 -Anticipated drivers of AI adoption and transformative technologies -Benefits of AI and Big data for your business -Tips on how to prepare your business for innovation -AI and data privacy: Strategies for securing data privacy in AI models, etc. Download your free copy nowand implement the key findings to improve your business.

AI EngineHost Review: Revolutionary USA Datacenter-Based Hosting with NVIDIA ...SOFTTECHHUB

I started my online journey with several hosting services before stumbling upon Ai EngineHost. At first, the idea of paying one fee and getting lifetime access seemed too good to pass up. The platform is built on reliable US-based servers, ensuring your projects run at high speeds and remain safe. Let me take you step by step through its benefits and features as I explain why this hosting solution is a perfect fit for digital entrepreneurs.

The Evolution of Meme Coins A New Era for Digital Currency ppt.pdfAbi john

Dev Dives: Automate and orchestrate your processes with UiPath MaestroUiPathCommunity

This session is designed to equip developers with the skills needed to build mission-critical, end-to-end processes that seamlessly orchestrate agents, people, and robots. 📕 Here's what you can expect: - Modeling: Build end-to-end processes using BPMN. - Implementing: Integrate agentic tasks, RPA, APIs, and advanced decisioning into processes. - Operating: Control process instances with rewind, replay, pause, and stop functions. - Monitoring: Use dashboards and embedded analytics for real-time insights into process instances. This webinar is a must-attend for developers looking to enhance their agentic automation skills and orchestrate robust, mission-critical processes. 👨‍🏫 Speaker: Andrei Vintila, Principal Product Manager @UiPath This session streamed live on April 29, 2025, 16:00 CET. Check out all our upcoming Dev Dives sessions at https://community.uipath.com/dev-dives-automation-developer-2025/.

Procurement Insights Cost To Value Guide.pptxJon Hansen

Designing Low-Latency Systems with Rust and ScyllaDB: An Architectural Deep DiveScyllaDB

Want to learn practical tips for designing systems that can scale efficiently without compromising speed? Join us for a workshop where we’ll address these challenges head-on and explore how to architect low-latency systems using Rust. During this free interactive workshop oriented for developers, engineers, and architects, we’ll cover how Rust’s unique language features and the Tokio async runtime enable high-performance application development. As you explore key principles of designing low-latency systems with Rust, you will learn how to: - Create and compile a real-world app with Rust - Connect the application to ScyllaDB (NoSQL data store) - Negotiate tradeoffs related to data modeling and querying - Manage and monitor the database for consistently low latencies

How Can I use the AI Hype in my Business Context?Daniel Lehner

𝙄𝙨 𝘼𝙄 𝙟𝙪𝙨𝙩 𝙝𝙮𝙥𝙚? 𝙊𝙧 𝙞𝙨 𝙞𝙩 𝙩𝙝𝙚 𝙜𝙖𝙢𝙚 𝙘𝙝𝙖𝙣𝙜𝙚𝙧 𝙮𝙤𝙪𝙧 𝙗𝙪𝙨𝙞𝙣𝙚𝙨𝙨 𝙣𝙚𝙚𝙙𝙨? Everyone’s talking about AI but is anyone really using it to create real value? Most companies want to leverage AI. Few know 𝗵𝗼𝘄. ✅ What exactly should you ask to find real AI opportunities? ✅ Which AI techniques actually fit your business? ✅ Is your data even ready for AI? If you’re not sure, you’re not alone. This is a condensed version of the slides I presented at a Linkedin webinar for Tecnovy on 28.04.2025.

UiPath Community Berlin: Orchestrator API, Swagger, and Test Manager APIUiPathCommunity

Join this UiPath Community Berlin meetup to explore the Orchestrator API, Swagger interface, and the Test Manager API. Learn how to leverage these tools to streamline automation, enhance testing, and integrate more efficiently with UiPath. Perfect for developers, testers, and automation enthusiasts! 📕 Agenda Welcome & Introductions Orchestrator API Overview Exploring the Swagger Interface Test Manager API Highlights Streamlining Automation & Testing with APIs (Demo) Q&A and Open Discussion Perfect for developers, testers, and automation enthusiasts! 👉 Join our UiPath Community Berlin chapter: https://community.uipath.com/berlin/ This session streamed live on April 29, 2025, 18:00 CET. Check out all our upcoming UiPath Community sessions at https://community.uipath.com/events/.

TrustArc Webinar: Consumer Expectations vs Corporate Realities on Data Broker...TrustArc

Most consumers believe they’re making informed decisions about their personal data—adjusting privacy settings, blocking trackers, and opting out where they can. However, our new research reveals that while awareness is high, taking meaningful action is still lacking. On the corporate side, many organizations report strong policies for managing third-party data and consumer consent yet fall short when it comes to consistency, accountability and transparency. This session will explore the research findings from TrustArc’s Privacy Pulse Survey, examining consumer attitudes toward personal data collection and practical suggestions for corporate practices around purchasing third-party data. Attendees will learn: - Consumer awareness around data brokers and what consumers are doing to limit data collection - How businesses assess third-party vendors and their consent management operations - Where business preparedness needs improvement - What these trends mean for the future of privacy governance and public trust This discussion is essential for privacy, risk, and compliance professionals who want to ground their strategies in current data and prepare for what’s next in the privacy landscape.