SFO15-502: Using generic cpuidle framework for ARM/ARM64 in your driver

Sep 21, 20154 likes1,011 views

SFO15-502: Using generic cpuidle framework for ARM/ARM64 in your driver Speaker: Daniel Lezcano Date: September 25, 2015 ★ Session Description ★ With the new generic cpuidle framework for ARM/ARM64, it is much easier to write your platform-specific driver. Learn how in this tutorial. ★ Resources ★ Video: https://www.youtube.com/watch?v=UoydE3nG2e8 Presentation: http://www.slideshare.net/linaroorg/sfo15502-using-generic-cpuidle-framework-for-armarm64-in-your-driver Etherpad: pad.linaro.org/p/sfo15-502 Pathable: https://sfo15.pathable.com/meetings/303093 ★ Event Details ★ Linaro Connect San Francisco 2015 - #SFO15 September 21-25, 2015 Hyatt Regency Hotel http://www.linaro.org http://connect.linaro.org

Presented by
Date
Event
SFO15-502: Generic cpuidle
driver
Daniel LezcanoDaniel Lezcano
Friday 25 September 2015
SFO15

Generic ARM cpuidle driver
This presentation will describe the
how to write a new cpuidle driver to fit
into the ARM generic cpuidle
framework

Introduction : Legacy drivers
● Duplicated code
● Per platform directory
○ Hard to track and maintain
● Low level PM code inside the driver itself
○ Dependencies with the <mach/*> and <asm/*>
● Static idle states table

Changes with the cpuidle drivers
● Huge changes around the drivers
● Encapsulation of the PM low level code
○ PM callbacks through platform_data driver
● Moved the drivers to drivers/cpuidle
○ Linux-3.0 => 0 drivers
○ Linux-4.0 => 14 drivers
● Factored out common code inside the
generic cpuidle framework

Switch to another driver
● platform_data callbacks no longer accepted
○ Introduction of the ARM64 generic cpuidle driver
thanks to PSCI

Device tree idle state definitions
● The idle state are defined in the device tree

Device tree idle state definitions
● The cpu definition refers to the idle state

Low level PM ops
● On ARM : struct cpuidle_ops
○ Init and suspend
● On ARM64 : struct cpu_operations
○ Contains cpu initialization, cpu hotplug and cpu idle
○ Not so much to say, everything is PSCI

Low level PM ops
● The initialization is handled by the PM low
level code via a macro ...

Low level PM ops
● … and with a matching table.
● The init function parses the DT and initializes
its internals with the PM callback
idle state name PM callback

Generic ARM cpuidle driver
● Has a default WFI idle state
● Parses the DT and fill the driver with the
different idle states
● Initialize the ops (init, suspend)

Generic ARM cpuidle driver : init
● Lookup for the ‘enable-method’

Generic ARM cpuidle driver : init
● Assigns cpuidle_ops with the platform ops
● Calls cpuidle_ops.init()

Generic ARM cpuidle driver : suspend
● One function: arm_enter_idle_state
● If index is 0 then WFI
● Otherwise calls arm_cpuidle_suspend which
in turns calls cpuidle_ops.suspend(index)
● It is up to the low level PM code to switch to
the right sleep state based on the index
passed as parameter

Conclusion
● Self-contained : backend driver is in the low
level PM code
● Flexible : Idle states are described in the
device tree
● Simple : You just have to care about writing
the PM callbacks

Next steps
● Multiple drivers support via DT definition
● Idle state timer shutdown via DT with the
power domains (WIP)
○ Currently a simple property ‘local-timer-stop’

Credits
● Lorenzo Pieralisi for the ARM64 generic
cpuidle driver
● Lina Iyer for writing the first cpuidle driver
based on the new ARM generic cpuidle
driver (QCOM)

This document discusses various techniques for reducing energy consumption on mobile devices using the Linux kernel. It focuses on ARM architecture and Samsung's Exynos System-on-Chip. Key techniques discussed include CPU frequency scaling (CPUfreq), putting components into low power states via runtime power management, utilizing deeper CPU idle states, and dynamic voltage and frequency scaling for other devices (Devfreq). Measurements demonstrate energy savings from each technique, with the largest savings coming from combined use of CPU idle states, powering off idle CPU cores, and Devfreq.

Q2.12: Idling ARMs in a busy world: Linux Power Management for ARM Multiclust...Linaro

This document discusses power management for ARM multi-cluster systems in Linux. It describes the need for common power management code in the kernel to handle saving and restoring CPU and cluster state. It outlines the ARM common power management code components, including CPU PM notifiers, local timer handling, and CPU suspend/resume functionality. It also discusses challenges such as cache-to-cache migration during the suspend process.

BKK16-317 How to generate power models for EAS and IPALinaro

Generating a specific power model for the platform is a pre-requirement for delpoying EAS and IPA. This makes understanding power models and how to generate parameters for them a useful skill. In this session we demonstrate how to use workload automation to gather power data from a board. We will then describe how to derive rough values for the EAS and IPA power models using nothing but this easily observable data. We will not rely on any information provided by OEM or SoC vendor.

SFO15-407: Performance Overhead of ARM VirtualizationLinaro

SFO15-407: Performance Overhead of ARM Virtualization Speaker: Christoffer Dall Date: September 24, 2015 ★ Session Description ★ The ARM architecture’s support for virtualization has been designed for Type I hypervisors such as Xen. However, Type II hypervisors, such as KVM, offer increased convenience, portability, and an integrated software development environment with existing projects such as the Linux kernel and QEMU. Since the architecture has been designed with a separate CPU mode for the hypervisor, Type II hypervisors must perform the notorious "double-trap" to switch between the guest and the host, and many people have speculated that this causes KVM to be inherently slower than for example Xen. The truth is as always much more complicated than that, and it turns out that the differences in performance between Xen and KVM on the ARMv8 architecture come from entirely different sources. This talk will present a number of performance figures from running KVM and Xen on ARMv8 server hardware and will compare these numbers to x86 servers to illustrate the viability of virtualization on ARMv8 for the enterprise and networking markets. ★ Resources ★ Video: N/A Presentation: http://www.slideshare.net/linaroorg/sfo15407-performance-overhead-of-arm-virtualization Etherpad: pad.linaro.org/p/sfo15-407 Pathable: https://sfo15.pathable.com/meetings/303079 ★ Event Details ★ Linaro Connect San Francisco 2015 - #SFO15 September 21-25, 2015 Hyatt Regency Hotel http://www.linaro.org http://connect.linaro.org

HKG15-400: Next steps in KVM enablement on ARMLinaro

HKG15-400: Next steps in KVM enablement on ARM --------------------------------------------------- Date: February 12, 2015 --------------------------------------------------- ★ Session Summary ★ Next steps in KVM enablement on ARM -------------------------------------------------- ★ Resources ★ Pathable: https://hkg15.pathable.com/meetings/250827 Video: https://www.youtube.com/watch?v=g8noeSpWVDY Etherpad: http://pad.linaro.org/p/hkg15-400 --------------------------------------------------- ★ Event Details ★ Linaro Connect Hong Kong 2015 - #HKG15 February 9-13th, 2015 Regal Airport Hotel Hong Kong Airport --------------------------------------------------- http://www.linaro.org http://connect.linaro.org

BKK16-303 96Boards - TV PlatformLinaro

BKK16-TR08 How to generate power models for EAS and IPALinaro

LCA13: Power State Coordination InterfaceLinaro

Project ACRN CPU sharing BVT scheduler in ACRN hypervisorProject ACRN

This document describes the Borrowed Virtual Time (BVT) scheduler algorithm implemented in the ACRN hypervisor. BVT aims to provide weighted fair sharing of CPU resources across VMs while prioritizing latency-sensitive workloads. It tracks an effective virtual time for each VM and dispatches the VM with the earliest time. Latency threads can "warp" back in time. BVT is evaluated against the IORR scheduler in ACRN across CPU throughput, I/O throughput and latency tests, showing BVT provides more fair sharing and higher performance. The BVT implementation consists of 302 lines of code in the acrn-hypervisor.

建構嵌入式Linux系統於SD Card艾鍗科技

http://www.ittraining.com.tw/ittraining/index.php/activity?id=218 建構嵌入式Linux系統於SD Card 本組專題研究目標是如何將整個嵌入式Linux系統，包含Uboot, Kernel , Root filesystem 整個建置於SD卡上並且整個系統可直接從SD卡上開機，使得板子完全不須要 NOR Flash 或 NAND Flash。如果可以做到這一點, 便意謂著只要插上不同的SD卡，就可以立即更換掉整個系統的功能。為了實現這個功能，我們首先要克服以下幾個問題：CPU 如何直接從外部裝置SD Card開機 ? 若可以從SD card 開機，U-boot要放在SDcard的那個位置? 接著 Linux Kernel 和 Root filesystem 又該放在SDcard那個位置? Kernel 如何找到檔案系統? 如何讀取SD 卡? 若是SDHC卡會有不一樣的結果嗎?本組的結訓專題以Samsung S3C6410 (ARM11)為實驗平台，並實際解決上述問題，最終我們我們做到完全以SD卡開機！並且同時完成一個簡易但好用的工具程式，可以自動規劃SD卡並自動將映像檔寫入對應磁區

The Theory and Implementation of DVFS on LinuxPicker Weng

This document discusses power management techniques for Linux systems including static and dynamic power management. It describes implementing dynamic voltage and frequency scaling on Linux using the CPUfreq framework to dynamically adjust CPU frequency based on demand. It also discusses implementing these techniques on Intel XScale processors using the performance monitoring unit and a user-space application.

Cctk support for setting hdd passwordartisriva

1. This document describes how to enable and disable hard disk drive (HDD) passwords on Dell client systems using the Client Configuration Toolkit (CCTK). 2. The steps include checking for HDD availability in the BIOS, using the "hddinfo" and "hddpwd" CCTK commands to view HDD details and set passwords, rebooting the system for changes to take effect, and verifying passwords are set properly in the BIOS and through additional CCTK commands. 3. The process to clear an HDD password uses the "hddpwd=" CCTK command along with the valid password that was previously set.

Q2.12: Idle Power States NomenclatureLinaro

Cyclone III FPGA Overview Part2Premier Farnell

Dell Cctk support for newly added bios tokensartisriva

CCTK-2.2 supports newly added BIOS tokens including UEFI Network Stack, OROM Keyboard Access, Peak Shift features, On-Screen Buttons, Advanced Battery Charging options, Dock Display Port 1 Video Source setting, Wireless Radio Control Switch, MmioAbove4Gb option, and Wake On Lan with PXE boot capability. These new tokens can be configured using the CCTK CLI to enable, disable, or set values for features on Dell platforms like Latitude, OptiPlex, and Precision systems.

Robotix Tutorial 9ankuredkie

The document discusses microcontrollers from the AVR family made by Atmel, specifically the ATmega8. It provides details on the ATmega8's features such as its 8-bit RISC architecture, 8KB of flash memory, timers, PWM channels, ADC, and communication interfaces. It also introduces software tools for programming AVR microcontrollers like WinAVR and libraries like AVRlib. Code examples are given for configuring PWM motor control, reading the ADC, and serial communication via UART.

Project ACRN: SR-IOV implementationGeoffroy Van Cutsem

This document discusses SR-IOV (Single Root I/O Virtualization) in ACRN. It begins with an introduction to SR-IOV, describing how it allows PCIe devices to be isolated and have near bare-metal performance through the use of Physical Functions (PFs) and Virtual Functions (VFs). It then outlines the SR-IOV architecture in ACRN, including how it detects and initializes SR-IOV devices, assigns VFs to VMs, and manages the lifecycle of VFs. Finally, it provides an agenda for an SR-IOV demo using an Intel 82576 NIC and concludes with a Q&A section.

ACRN vMeet-Up EU 2021 - Real Time Management and Performance OptimizationProject ACRN

ACRN provides features to optimize real-time virtual machines (RTVM) such as CPU and cache partitioning and device passthrough. Tuning steps for RTVM include BIOS settings, configuring a Preempt-RT Linux kernel, and using tools to profile hypervisor exits and performance monitor unit data. Resource partitioning isolates the RTVM to reduce interference from other VMs. Profiling helps identify optimization opportunities and root causes of issues.

Raspberry Pi tutorial艾鍗科技

艾鍗教你從實作中認識物聯網！ http://bit.ly/2jZRwt2 課程使用Raspberry Pi結合ARM mbed Cloud來實現一個物聯網解決方案。你會了解M2M(Machine-to-Machine)網路協定,包含CoAP、MQTT、LWM2M等協定，並藉由Raspberry Pi連接 Cloud。 Raspberry Pi的部份教你連接一些感測器，包含GPIO、數位界面I2C的溫溼度感測器、類比感測器如光感應器等，並將這些感測器成為定義為不同的Resource Path並註冊在mbed cloud中。本課程將採用Node.js撰寫WebAPP，使用HTTP/RESTful API存取Resource。在實作WebAPP中，除了後端Node.js，你也將會看到後端如何與前端瀏覽器之間要如何溝通的方式，如AJAX或WebSocket

SR-IOV benchmarkTommy Värre

SR-IOV and Virtio are virtualization technologies for network performance. SR-IOV provides direct hardware access for better performance, especially when traffic moves between compute nodes. Virtio relies on the hypervisor but can perform equally well with local traffic between VMs on the same node. Tests showed SR-IOV was 10-15% faster than Virtio for external traffic, but they were comparable when VMs communicated locally. System tuning may further optimize performance.

Tonyfortunatoiperfquickstart 1212633021928769-8Jamil Jamil

IPERF is a tool for testing network bandwidth performance. It can be used to determine bandwidth between two systems, document the impact of tasks that use bandwidth, and illustrate UDP vs TCP performance. IPERF runs on multiple operating systems and allows testing bandwidth through either TCP or UDP. The tool provides options to run in server or client mode, specify port numbers, set bandwidth, and output results to files. Sample usages demonstrate uploading and downloading between systems with options to perform tests bidirectionally.

testsufwan

Cisco routers have different command modes including user EXEC, privileged EXEC, global configuration, and interface configuration modes. Each mode provides access to different commands. Common routing protocols like RIP, OSPF, IGRP, and BGP can be configured through commands in global and router configuration modes. The status of router interfaces and links can be checked using LED indicators on the router and connected transceivers.

XPDDS18: The Evolution of Virtualization in the Arm Architecture - Julien Gra...The Linux Foundation

LinuxCNC 入門簡介roboard

LinuxCNC is open source CNC software that runs on Linux. It provides motion control, I/O control, and multiple graphical user interfaces. LinuxCNC uses a real-time kernel extension called RTAI to ensure precise timing. It is configured using INI, HAL, VAR, TBL, and NML files that define hardware connections, parameters, tools, and communications. The HAL abstraction layer connects LinuxCNC signals to physical hardware pins.

伺服馬達控制艾鍗科技

The document discusses PWM control of servo motors using the S3C6410 microprocessor. It describes how the S3C6410 contains timers that can generate PWM signals to control servo position and speed. It provides code examples for initializing the timers for PWM output and setting the register values to control the duty cycle and period of the PWM signal. User space code is also shown for opening and configuring the PWM device files.

SoC Idling for unconf COSCUP 2016Koan-Sin Tan

1) The patches add support for managing CPU idle states using the generic PM domain framework and runtime PM. This provides a unified approach for idle management across all devices. 2) Key aspects include extending PM domains to support multiple idle levels, initializing CPU PM domains from device tree, and adding a governor to determine idle states based on wakeup times and QoS. 3) The changes allow the Linux kernel to directly control CPU and cluster idle states when firmware supports the OS-initiated suspend mode in the PSCI standard.

BKK16-410 SoC Idling & CPU Cluster PMLinaro

The linux kernel has two distinct ways of managing idle. The CPUidle framework for CPUs and for all other devices: runtime PM combined with generic power domains (genpd). In addition, CPUidle is not scaling well for multi-cluster SMP systems and heterogeneous systems like big.LITTLE. To better manage idle for modern SoCs with a hierarchical structure, we are exploring extending runtime PM and genpd to CPUs so there is a unified framework for managing idle across all devices.

HKG15-505: Power Management interactions with OP-TEE and Trusted FirmwareLinaro

The document discusses power management in ARMv8-A and the integration of OP-TEE with the ARM Trusted Firmware. It provides an overview of the software stack and PSCI requirements. It then describes OP-TEE's system view and how it integrates with ARM Trusted Firmware as a runtime service. Finally, it discusses the programmer's view of PSCI and provides examples of how CPU_ON, CPU_OFF, and CPU_SUSPEND operations are handled between Linux, ARM Trusted Firmware, and OP-TEE.

Ccna day2Vijay Kumar

More Related Content

What's hot (18)

LCA13: Power State Coordination InterfaceLinaro

Project ACRN CPU sharing BVT scheduler in ACRN hypervisorProject ACRN

建構嵌入式Linux系統於SD Card艾鍗科技

The Theory and Implementation of DVFS on LinuxPicker Weng

Cctk support for setting hdd passwordartisriva

Q2.12: Idle Power States NomenclatureLinaro

Cyclone III FPGA Overview Part2Premier Farnell

Dell Cctk support for newly added bios tokensartisriva

Robotix Tutorial 9ankuredkie

Project ACRN: SR-IOV implementationGeoffroy Van Cutsem

ACRN vMeet-Up EU 2021 - Real Time Management and Performance OptimizationProject ACRN

Raspberry Pi tutorial艾鍗科技

SR-IOV benchmarkTommy Värre

Tonyfortunatoiperfquickstart 1212633021928769-8Jamil Jamil

testsufwan

XPDDS18: The Evolution of Virtualization in the Arm Architecture - Julien Gra...The Linux Foundation

LinuxCNC 入門簡介roboard

伺服馬達控制艾鍗科技

LCA13: Power State Coordination InterfaceLinaro

Project ACRN CPU sharing BVT scheduler in ACRN hypervisorProject ACRN

建構嵌入式Linux系統於SD Card艾鍗科技

The Theory and Implementation of DVFS on LinuxPicker Weng

Cctk support for setting hdd passwordartisriva

Q2.12: Idle Power States NomenclatureLinaro

Cyclone III FPGA Overview Part2Premier Farnell

Dell Cctk support for newly added bios tokensartisriva

Robotix Tutorial 9ankuredkie

Project ACRN: SR-IOV implementationGeoffroy Van Cutsem

ACRN vMeet-Up EU 2021 - Real Time Management and Performance OptimizationProject ACRN

Raspberry Pi tutorial艾鍗科技

SR-IOV benchmarkTommy Värre

Tonyfortunatoiperfquickstart 1212633021928769-8Jamil Jamil

testsufwan

XPDDS18: The Evolution of Virtualization in the Arm Architecture - Julien Gra...The Linux Foundation

LinuxCNC 入門簡介roboard

伺服馬達控制艾鍗科技

Similar to SFO15-502: Using generic cpuidle framework for ARM/ARM64 in your driver (20)

SoC Idling for unconf COSCUP 2016Koan-Sin Tan

BKK16-410 SoC Idling & CPU Cluster PMLinaro

HKG15-505: Power Management interactions with OP-TEE and Trusted FirmwareLinaro

Ccna day2Vijay Kumar

Ccna day2-140715152313-phpapp02Sachin Morya

Ccna day2AHMED NADIM JILANI

The Cisco IOS is the operating system that controls the routing and switching functions of Cisco networking devices. It allows routers and switches to function by running configuration files that contain parameters controlling traffic flow. The IOS software is stored in flash memory and loads the startup configuration from NVRAM on bootup. Setting a hostname, banner, and passwords are among the first configuration tasks for a new router.

Ccna 2Reetesh Gupta

Ccna day2Sabiulla Barkathullah

C C N A Day2darulquthni

Ccna PPT2AIRTEL

A PROJECT REPORT On CISCO CERTIFIED NETWORK ASSOCIATE A computer network, or simply a network, is a collection of computer and other hardware components interconnected by communication channels that allow sharing of resources and information. Where at least one process in one device is able to send/receive data to/from at least one process residing in a remote device, then the two devices are said to be in a network. Simply, more than one computer interconnected through a communication medium for information interchange is called a computer network.

Ccna day2danishrafiq

Here are the key steps in the IP routing process: 1. Host A checks its ARP table to see if it has the MAC address for Host B's IP address. Since Host B is on a different network, it does not have this information. 2. Host A sends the packet to its default gateway, Router A. The default gateway is the IP address of the router on the same network as Host A. 3. Router A checks its routing table to see how to reach the destination network for Host B. It sees that the next hop for that network is out its E1 interface. 4. Router A forwards the packet out its E1 interface towards Router B. 5. Router B receives

ADS Lab 5 ReportRiddhi Shah

The 4-bit CPU was designed to execute 18 distinct operations from a lookup table. It was tested by executing an instruction set that performed operations like load, store, add, and jump instructions. The accumulator and program counter displays were observed after each instruction to verify the correct operations. Various components like a RAM, ALU, program counter, and decoders were used in the design. The group members demonstrated different parts of the instruction set to verify the CPU was functioning properly.

BKK16-312 Integrating and controlling embedded devices in LAVALinaro

Previous introductory tutorials on LAVA have focussed on virtual platforms. This is an end-to-end tutorial as a basis to evaluate LAVA with one or more embedded targets using U-Boot. It integrates both a physical bootloader device with a stand-alone installation of LAVA, along with a simple PDU for target power control which is based on off-the-shelf Arduino components and fully integrated with pdudaemon. It covers device requirements, device configuration for 32- and 64-bit platforms, use of lavatool, tftp, pduclient and logging via the LAVA web interface and /var.

HKG15-505: Power Management interactions with OP-TEE and Trusted FirmwareLinaro

HKG15-505: Power Management interactions with OP-TEE and Trusted Firmware --------------------------------------------------- Speaker: Jorge Ramirez-Ortiz Date: February 13, 2015 --------------------------------------------------- ★ Session Summary ★ [Note: this is a joint Security/Power Management session) Understand what use cases related to Power Management have to interact with Trusted Firmware via Secure calls. Walk through some key use cases like CPU Suspend and explain how PM Linux drivers interacts with Trusted Firmware / PSCI -------------------------------------------------- ★ Resources ★ Pathable: https://hkg15.pathable.com/meetings/250855 Video: https://www.youtube.com/watch?v=hQ2ITjHZY4s Etherpad: http://pad.linaro.org/p/hkg15-505 --------------------------------------------------- ★ Event Details ★ Linaro Connect Hong Kong 2015 - #HKG15 February 9-13th, 2015 Regal Airport Hotel Hong Kong Airport --------------------------------------------------- http://www.linaro.org http://connect.linaro.org

Cisco router configuration tutorialIT Tech

The document provides information on configuring Cisco routers, including: - Cisco IOS software uses different command modes to access groups of commands, including user EXEC, privileged EXEC, and configuration modes. - IP addresses, routing protocols, and other settings are configured in privileged EXEC or configuration modes using commands like interface, ip address, router rip/ospf/eigrp, and more. - Router and link status can be checked using LED indicators on ports and transceiver modules.

WINSEM2022-23_BECE204L_TH_VL2022230500861_2023-02-10_Reference-Material-I.pptxSoniBhavya

The document discusses key aspects of ARM processors including: - ARM uses a RISC architecture with a load/store design and 32 registers. It has evolved through multiple revisions with increasing pipeline stages. - Exceptions and interrupts cause a change in processor mode and use of banked registers. The vector table stores addresses for exception handling routines. - Caches, an MMU, and coprocessors are common extensions to improve ARM core performance and functionality. - The ARM instruction set exists in ARM, Thumb, and Jazelle variants to balance code size and performance. Conditional execution is supported through condition flags.

Challenges in GPU compilersAnastasiaStulova

The document discusses challenges in GPU compilers. It begins with introductions and abbreviations. It then outlines the topics to be covered: a brief history of GPUs, what makes GPUs special, how to program GPUs, writing a GPU compiler including front-end, middle-end, and back-end aspects, and a few words about graphics. Key points are that GPUs are massively data-parallel, execute instructions in lockstep, and require supporting new language features like OpenCL as well as optimizing for and mapping to the GPU hardware architecture.

HKG15-107: ACPI Power Management on ARM64 Servers (v2)Linaro

HKG15-107: ACPI Power Management on ARM64 Servers --------------------------------------------------- Speaker: Ashwin Chaugule Date: February 9, 2015 --------------------------------------------------- ★ Session Summary ★ Status of CPPC with runtime PM and discussion on idle PM with ACPI -------------------------------------------------- ★ Resources ★ Pathable: https://hkg15.pathable.com/meetings/250767 Video: https://www.youtube.com/watch?v=eDDgYIkUHLI Etherpad: http://pad.linaro.org/p/hkg15-107 --------------------------------------------------- ★ Event Details ★ Linaro Connect Hong Kong 2015 - #HKG15 February 9-13th, 2015 Regal Airport Hotel Hong Kong Airport --------------------------------------------------- http://www.linaro.org http://connect.linaro.org

Manage CISCO IOSanilinvns

This document provides an overview of managing Cisco IOS, including the router boot sequence, locating the IOS software, configuration register settings, recovering passwords, backing up and restoring the IOS, backing up and restoring router configurations, and Cisco Discovery Protocol (CDP). The router boot sequence involves POST, loading the IOS software from flash, and loading the startup-config from NVRAM. The configuration register controls how the router boots. Passwords can be recovered by changing this register. The IOS and configurations can be backed up to FTP/TFTP and restored. CDP is used to gather hardware and protocol info about neighboring devices.

Day 6 - Manage CISCO IOSanilinvns

This document provides an overview of managing Cisco IOS, including the router boot sequence, locating the IOS software, configuration register settings, recovering passwords, backing up and restoring the IOS, backing up and restoring router configurations, and Cisco Discovery Protocol (CDP). The router boot sequence involves POST, loading the IOS software from flash, and loading the startup-config from NVRAM. The configuration register controls how the router boots. Passwords can be recovered by changing this register. The IOS and configurations can be backed up to FTP/TFTP and restored. CDP allows administrators to gather hardware and protocol info about neighboring devices.

SoC Idling for unconf COSCUP 2016Koan-Sin Tan

BKK16-410 SoC Idling & CPU Cluster PMLinaro

HKG15-505: Power Management interactions with OP-TEE and Trusted FirmwareLinaro

Ccna day2Vijay Kumar

Ccna day2-140715152313-phpapp02Sachin Morya

Ccna day2AHMED NADIM JILANI

Ccna 2Reetesh Gupta

Ccna day2Sabiulla Barkathullah

C C N A Day2darulquthni

Ccna PPT2AIRTEL

Ccna day2danishrafiq

ADS Lab 5 ReportRiddhi Shah

BKK16-312 Integrating and controlling embedded devices in LAVALinaro

HKG15-505: Power Management interactions with OP-TEE and Trusted FirmwareLinaro

Cisco router configuration tutorialIT Tech

WINSEM2022-23_BECE204L_TH_VL2022230500861_2023-02-10_Reference-Material-I.pptxSoniBhavya

Challenges in GPU compilersAnastasiaStulova

HKG15-107: ACPI Power Management on ARM64 Servers (v2)Linaro

Manage CISCO IOSanilinvns

Day 6 - Manage CISCO IOSanilinvns

More from Linaro (20)

Deep Learning Neural Network Acceleration at the Edge - Andrea GalloLinaro

Short The growing amount of data captured by sensors and the real time constraints imply that not only big data analytics but also Machine Learning (ML) inference shall be executed at the edge. The multiple options for neural network acceleration in Arm-based platforms provide an unprecedented opportunity for new intelligent devices. It also raises the risk of fragmentation and duplication of efforts when multiple frameworks shall support multiple accelerators. Andrea Gallo, Linaro VP of Segment Groups, will summarise the existing NN frameworks, accelerator solutions, and will describe the efforts underway in the Arm ecosystem. Abstract The dramatically growing amount of data captured by sensors and the ever more stringent requirements for latency and real time constraints are paving the way for edge computing, and this implies that not only big data analytics but also Machine Learning (ML) inference shall be executed at the edge. The multiple options for neural network acceleration in recent Arm-based platforms provides an unprecedented opportunity for new intelligent devices with ML inference. It also raises the risk of fragmentation and duplication of efforts when multiple frameworks shall support multiple accelerators. Andrea Gallo, Linaro VP of Segment Groups, will summarise the existing NN frameworks, model description formats, accelerator solutions, low cost development boards and will describe the efforts underway to identify the best technologies to improve the consolidation and enable the competitive innovative advantage from all vendors. Audience The session will be useful for executives to engineers. Executives will gain a deeper understanding of the issues and opportunities. Engineers at NN acceleration IP design houses will take away ideas for how to collaborate in the open source community on their area of expertise, how to evaluate the performance and accelerate multiple NN frameworks without modifying them for each new IP, whether it be targeting edge computing gateways, smart devices or simple microcontrollers. Benefits to the Ecosystem The AI deep learning neural network ecosystem is starting just now and it has similar implications with open source as GPU and video accelerators had in the early days with user space drivers, binary blobs, proprietary APIs and all possible ways to protect their IPs. The session will outline a proposal for a collaborative ecosystem effort to create a common framework to manage multiple NN accelerators while at the same time avoiding to modify deep learning frameworks with multiple forks.

Arm Architecture HPC Workshop Santa Clara 2018 - Kanta VekariaLinaro

Huawei’s requirements for the ARM based HPC solution readiness - Joshua MoraLinaro

Huawei outlines requirements for developing a competitive ARM-based HPC solution. They plan a two-phase strategy using existing Hi1616 platforms followed by more powerful Hi1620 platforms. Requirements include high-performance CPUs, optimized software stack, support for applications and ISVs, and cloud deployment. Huawei aims to demonstrate ARM's value in HPC by 2018-2020 through partnerships and turnkey solutions.

Bud17 113: distribution ci using qemu and open qaLinaro

“Delivering a well working distribution is hard. There are a lot of different hardware platforms that need to be verified and the software stack is in a big flux during development phases. In rolling releases, this gets even worse, as nothing ever stands still. The only sane answer to that problem are working Continuous Integration tests. The SUSE way to check whether any change breaks normal distribution behavior is OpenQA. Using OpenQA we can automatically run tests that hard working QA people did manually in the old days. That way we have fast enough turnaround times to find and reject breaking changes This session shows how OpenQA works, what pitfalls we had to make ARM work with OpenQA and what we’re doing to improve it for ARM specific use cases.”

OpenHPC Automation with Ansible - Renato Golin - Linaro Arm HPC Workshop 2018Linaro

Speaker: Renato Golin Speaker Bio: He started programming in the late 80's in C for PCs after a few years playing with 8-bit computers, but he only started programming professionally in the late 90's during the .com bubble. After many years working on Internet's back-end, he moved to UK and worked a few years on bioinformatics at EBI before joining ARM, where he worked on the DS-5 debugger and on the EDG-to-LLVM bridge, where he became the LLVM Tech Lead. Recently, he worked with large clusters and big data at HPCC before moving to Linaro. Talk Title: OpenHPC Automation with Ansible Talk Abstract: "In order to test OpenHPC packages and components and to use it as a platform to benchmark HPC applications, Linaro is developing an automated deployment strategy, using Ansible, Mr-Provisioner and Jenkins, to install the OS, OpenHPC and prepare the environment on varied architectures (Arm, x86). This work is meant to replace the existing ageing Bash-based recipes upstream while still keeping the documents intact. Our aim is to make it easier to vary hardware configuration, allow for different provisioning techniques and mix internal infrastructure logic to different labs, while still using the same recipes. We hope this will help more people use OpenHPC with a better out-of-the-box experience and with more robust results"

HPC network stack on ARM - Linaro HPC Workshop 2018Linaro

Speaker: Pavel Shamis Company: Arm Speaker Bio: "Pavel is a Principal Research Engineer at ARM with over 16 years of experience in development HPC solutions. His work is focused on co-design software and hardware building blocks for high-performance interconnect technologies, development communication middleware and novel programming models. Prior to joining ARM, he spent five years at Oak Ridge National Laboratory (ORNL) as a research scientist at Computer Science and Math Division (CSMD). In this role, Pavel was responsible for research and development multiple projects in high-performance communication domain including: Collective Communication Offload (CORE-Direct & Cheetah), OpenSHMEM, and OpenUCX. Before joining ORNL, Pavel spent ten years at Mellanox Technologies, where he led Mellanox HPC team and was one of the key driver in enablement Mellanox HPC software stack, including OFA software stack, OpenMPI, MVAPICH, OpenSHMEM, and other. Pavel is a recipient of prestigious R&D100 award for his contribution in development of the CORE-Direct collective offload technology and he published in excess of 20 research papers. " Talk Title: HPC network stack on ARM Talk Abstract: Applications, programming languages, and libraries that leverage sophisticated network hardware capabilities have a natural advantage when used in today¹s and tomorrow's high-performance and data center computer environments. Modern RDMA based network interconnects provides incredibly rich functionality (RDMA, Atomics, OS-bypass, etc.) that enable low-latency and high-bandwidth communication services. The functionality is supported by a variety of interconnect technologies such as InfiniBand, RoCE, iWARP, Intel OPA, Cray¹s Aries/Gemini, and others. Over the last decade, the HPC community has developed variety user/kernel level protocols and libraries that enable a variety of high-performance applications over RDMA interconnects including MPI, SHMEM, UPC, etc. With the emerging availability HPC solutions based on ARM CPU architecture it is important to understand how ARM integrates with the RDMA hardware and HPC network software stack. In this talk, we will overview ARM architecture and system software stack, including MPI runtimes, OpenSHMEM, and OpenUCX.

It just keeps getting better - SUSE enablement for Arm - Linaro HPC Workshop ...Linaro

Speaker: Jay Kruemcke Speaker Company: SUSE Bio: "Jay is responsible for the SUSE Linux server products for High Performance Computing, 64-bit ARM systems, and SUSE Linux for IBM Power servers. Jay has built an extensive career in product management including using social media for client collaboration, product positioning, driving future product directions, and evangelizing the capabilities and future directions for dozens of enterprise products. " Talk Title: It just keeps getting better - SUSE enablement for Arm Talk Abstract: SUSE has been delivering commercial Linux support for Arm based servers since 2016. Initially the focus was on high end servers for HPC and Ceph based software defined storage. But we have enabled a number of other Arm SoCs and are even supporting the Raspberry Pi. This session will cover the SUSE products that are available for the Arm platform and view to the future.

Intelligent Interconnect Architecture to Enable Next Generation HPC - Linaro ...Linaro

Speakers: Gilad Shainer and Scot Schultz Company: Mellanox Technologies Talk Title: Intelligent Interconnect Architecture to Enable Next Generation HPC Talk Abstract: The latest revolution in HPC interconnect architecture is the development of In-Network Computing, a technology that enables handling and accelerating application workloads at the network level. By placing data-related algorithms on an intelligent network, we can overcome the new performance bottlenecks and improve the data center and applications performance. The combination of In-Network Computing and ARM based processors offer a rich set of capabilities and opportunities to build the next generation of HPC platforms. Gilad Shainer Bio: Gilad Shainer has served as Mellanox's vice president of marketing since March 2013. Previously, Mr. Shainer was Mellanox's vice president of marketing development from March 2012 to March 2013. Mr. Shainer joined Mellanox in 2001 as a design engineer and later served in senior marketing management roles between July 2005 and February 2012. Mr. Shainer holds several patents in the field of high-speed networking and contributed to the PCI-SIG PCI-X and PCIe specifications. Gilad Shainer holds a MSc degree (2001, Cum Laude) and a BSc degree (1998, Cum Laude) in Electrical Engineering from the Technion Institute of Technology in Israel. Scot Schultz Bio: Scot Schultz is a HPC technology specialist with broad knowledge in operating systems, high speed interconnects and processor technologies. Joining the Mellanox team in 2013, Schultz is 30-year veteran of the computing industry. Prior to joining Mellanox, he spent the past 17 years at AMD in various engineering and leadership roles in the area of high performance computing. Scot has also been instrumental with the growth and development of various industry organizations including the Open Fabrics Alliance, and continues to serve as a founding board-member of the OpenPOWER Foundation and Director of Educational Outreach and founding member of the HPC-AI Advisory Council.

Yutaka Ishikawa - Post-K and Arm HPC Ecosystem - Linaro Arm HPC Workshop Sant...Linaro

Yutaka Ishikawa - Post-K and Arm HPC Ecosystem - Linaro Arm HPC Workshop Santa Clara 2018 Bio: "Yutaka Ishikawa is the project leader of developing the post K supercomputer. From 1987 to 2001, he was a member of AIST (former Electrotechnical Laboratory), METI. From 1993 to 2001, he was the chief of Parallel and Distributed System Software Laboratory at Real World Computing Partnership. He led development of cluster system software called SCore, which was used in several large PC cluster systems around 2004. From 2002 to 2014, he was a professor at the University Tokyo. He led a project to design a commodity-based supercomputer called T2K open supercomputer. As a result, three universities, Tsukuba, Tokyo, and Kyoto, obtained each supercomputer based on the specification in 2008. He was also involved with the design of the Oakleaf-PACS, the successor of T2K supercomputer in both Tsukuba and Tokyo, whose peak performance is 25PF." Session Title: Post-K and Arm HPC Ecosystem Session Description: "Post-K, a flagship supercomputer in Japan, is being developed by Riken and Fujitsu. It will be the first supercomputer with Armv8-A+SVE. This talk will give an overview of Post-K and how RIKEN and Fujitsu are currently working on software stack for an Arm architecture."

Andrew J Younge - Vanguard Astra - Petascale Arm Platform for U.S. DOE/ASC Su...Linaro

Event: Arm Architecture HPC Workshop by Linaro and HiSilicon Location: Santa Clara, CA Speaker: Andrew J Younge Talk Title: Vanguard Astra - Petascale Arm Platform for U.S. DOE/ASC Supercomputing Talk Desc: The Vanguard program looks to expand the potential technology choices for leadership-class High Performance Computing (HPC) platforms, not only for the National Nuclear Security Administration (NNSA) but for the Department of Energy (DOE) and wider HPC community. Specifically, there is a need to expand the supercomputing ecosystem by investing and developing emerging, yet-to-be-proven technologies and address both hardware and software challenges together, as well as to prove-out the viability of such novel platforms for production HPC workloads. The first deployment of the Vanguard program will be Astra, a prototype Petascale Arm supercomputer to be sited at Sandia National Laboratories during 2018. This talk will focus on the arthictecural details of Astra and the significant investments being made towards the maturing the Arm software ecosystem. Furthermore, we will share initial performance results based on our pre-general availability testbed system and outline several planned research activities for the machine. Bio: Andrew Younge is a R&D Computer Scientist at Sandia National Laboratories with the Scalable System Software group. His research interests include Cloud Computing, Virtualization, Distributed Systems, and energy efficient computing. Andrew has a Ph.D in Computer Science from Indiana University, where he was the Persistent Systems fellow and a member of the FutureGrid project, an NSF-funded experimental cyberinfrastructure test-bed. Over the years, Andrew has held visiting positions at the MITRE Corporation, the University of Southern California / Information Sciences Institute, and the University of Maryland, College Park. He received his Bachelors and Masters of Science from the Computer Science Department at Rochester Institute of Technology (RIT) in 2008 and 2010, respectively.

HKG18-501 - EAS on Common Kernel 4.14 and getting (much) closer to mainlineLinaro

Session ID: HKG18-501 Session Name: HKG18-501 - EAS on Common Kernel 4.14 and getting (much) closer to mainline Speaker: Chris Redpath Track: Mobile, Kernel ★ Session Summary ★ This session will introduce the changes to EAS planned for 4.14 kernel, and how Arm hopes that EAS will develop in future. EAS has already evolved from an Arm/Linaro joint project to involving a much wider community of SoC vendors, Google and interested device manufacturers. We will highlight the product-specific pieces remaining in the Android Common Kernel EAS implementation, and our plans to provide an upstreaming plan for each product feature. In particular, the new 'simplified energy model' is designed to provide mainline-friendliness and comparable performance using a simple DT expression of cpu power/performance. --------------------------------------------------- ★ Resources ★ Event Page: http://connect.linaro.org/resource/hkg18/hkg18-501/ Presentation: http://connect.linaro.org.s3.amazonaws.com/hkg18/presentations/hkg18-501.pdf Video: http://connect.linaro.org.s3.amazonaws.com/hkg18/videos/hkg18-501.mp4 --------------------------------------------------- ★ Event Details ★ Linaro Connect Hong Kong 2018 (HKG18) 19-23 March 2018 Regal Airport Hotel Hong Kong --------------------------------------------------- Keyword: Mobile, Kernel 'http://www.linaro.org' 'http://connect.linaro.org' --------------------------------------------------- Follow us on Social Media https://www.facebook.com/LinaroOrg https://www.youtube.com/user/linaroorg?sub_confirmation=1 https://www.linkedin.com/company/1026961

HKG18-100K1 - George Grey: Opening KeynoteLinaro

Session ID: HKG18-100K1 Session Name: HKG18-100K1 - George Grey: Opening Keynote Speaker: George Grey Track: Keynote ★ Session Summary ★ --------------------------------------------------- ★ Resources ★ Event Page: http://connect.linaro.org/resource/hkg18/hkg18-100k1/ Presentation: http://connect.linaro.org.s3.amazonaws.com/hkg18/presentations/hkg18-100k1.pdf Video: http://connect.linaro.org.s3.amazonaws.com/hkg18/videos/hkg18-100k1.mp4 --------------------------------------------------- ★ Event Details ★ Linaro Connect Hong Kong 2018 (HKG18) 19-23 March 2018 Regal Airport Hotel Hong Kong --------------------------------------------------- Keyword: Keynote 'http://www.linaro.org' 'http://connect.linaro.org' --------------------------------------------------- Follow us on Social Media https://www.facebook.com/LinaroOrg https://www.youtube.com/user/linaroorg?sub_confirmation=1 https://www.linkedin.com/company/1026961

HKG18-318 - OpenAMP WorkshopLinaro

"Session ID: HKG18-318 Session Name: HKG18-318 - OpenAMP Workshop Speaker: Wendy Liang Track: Ecosystem Day ★ Session Summary ★ --------------------------------------------------- ★ Resources ★ Event Page: http://connect.linaro.org/resource/hkg18/hkg18-318/ Presentation: http://connect.linaro.org.s3.amazonaws.com/hkg18/presentations/hkg18-318.pdf Video: http://connect.linaro.org.s3.amazonaws.com/hkg18/videos/hkg18-318.mp4 --------------------------------------------------- ★ Event Details ★ Linaro Connect Hong Kong 2018 (HKG18) 19-23 March 2018 Regal Airport Hotel Hong Kong --------------------------------------------------- Keyword: Ecosystem Day 'http://www.linaro.org' 'http://connect.linaro.org' --------------------------------------------------- Follow us on Social Media https://www.facebook.com/LinaroOrg https://www.youtube.com/user/linaroorg?sub_confirmation=1 https://www.linkedin.com/company/1026961"

HKG18-501 - EAS on Common Kernel 4.14 and getting (much) closer to mainlineLinaro

"Session ID: HKG18-501 Session Name: HKG18-501 - EAS on Common Kernel 4.14 and getting (much) closer to mainline Speaker: Chris Redpath Track: Mobile, Kernel ★ Session Summary ★ This session will introduce the changes to EAS planned for 4.14 kernel, and how Arm hopes that EAS will develop in future. EAS has already evolved from an Arm/Linaro joint project to involving a much wider community of SoC vendors, Google and interested device manufacturers. We will highlight the product-specific pieces remaining in the Android Common Kernel EAS implementation, and our plans to provide an upstreaming plan for each product feature. In particular, the new 'simplified energy model' is designed to provide mainline-friendliness and comparable performance using a simple DT expression of cpu power/performance. --------------------------------------------------- ★ Resources ★ Event Page: http://connect.linaro.org/resource/hkg18/hkg18-501/ Presentation: http://connect.linaro.org.s3.amazonaws.com/hkg18/presentations/hkg18-501.pdf Video: http://connect.linaro.org.s3.amazonaws.com/hkg18/videos/hkg18-501.mp4 --------------------------------------------------- ★ Event Details ★ Linaro Connect Hong Kong 2018 (HKG18) 19-23 March 2018 Regal Airport Hotel Hong Kong --------------------------------------------------- Keyword: Mobile, Kernel 'http://www.linaro.org' 'http://connect.linaro.org' --------------------------------------------------- Follow us on Social Media https://www.facebook.com/LinaroOrg https://www.youtube.com/user/linaroorg?sub_confirmation=1 https://www.linkedin.com/company/1026961"

HKG18-315 - Why the ecosystem is a wonderful thing, warts and allLinaro

"Session ID: HKG18-315 Session Name: HKG18-315 - Why the ecosystem is a wonderful thing warts and all Speaker: Andrew Wafaa Track: Ecosystem Day ★ Session Summary ★ The Arm ecosystem is a vibrant place, but it's not always smooth sailing. This presentation will go through the highs and lows of getting the ecosystem fully Arm enabled. --------------------------------------------------- ★ Resources ★ Event Page: http://connect.linaro.org/resource/hkg18/hkg18-315/ Presentation: http://connect.linaro.org.s3.amazonaws.com/hkg18/presentations/hkg18-315.pdf Video: http://connect.linaro.org.s3.amazonaws.com/hkg18/videos/hkg18-315.mp4 --------------------------------------------------- ★ Event Details ★ Linaro Connect Hong Kong 2018 (HKG18) 19-23 March 2018 Regal Airport Hotel Hong Kong --------------------------------------------------- Keyword: Ecosystem Day 'http://www.linaro.org' 'http://connect.linaro.org' --------------------------------------------------- Follow us on Social Media https://www.facebook.com/LinaroOrg https://www.youtube.com/user/linaroorg?sub_confirmation=1 https://www.linkedin.com/company/1026961"

HKG18- 115 - Partitioning ARM Systems with the Jailhouse HypervisorLinaro

"Session ID: HKG18-115 Session Name: HKG18-115 - Partitioning ARM Systems with the Jailhouse Hypervisor Speaker: Jan Kiszka Track: Security ★ Session Summary ★ The open source hypervisor Jailhouse provides hard partitioning of multicore systems to co-locate multiple Linux or RTOS instances side by side. It aims at low complexity and minimal footprint to achieve deterministic behavior and enable certifications according to safety or security standards. In this session, we would like to look at the ARM-specific status of Jailhouse and discuss applications, to-dos and possible collaborations around it with the ARM community. The session is intended to be half presentation, half Q&A / discussion. --------------------------------------------------- ★ Resources ★ Event Page: http://connect.linaro.org/resource/hkg18/hkg18-115/ Presentation: http://connect.linaro.org.s3.amazonaws.com/hkg18/presentations/hkg18-115.pdf Video: http://connect.linaro.org.s3.amazonaws.com/hkg18/videos/hkg18-115.mp4 --------------------------------------------------- ★ Event Details ★ Linaro Connect Hong Kong 2018 (HKG18) 19-23 March 2018 Regal Airport Hotel Hong Kong --------------------------------------------------- Keyword: Security 'http://www.linaro.org' 'http://connect.linaro.org' --------------------------------------------------- Follow us on Social Media https://www.facebook.com/LinaroOrg https://www.youtube.com/user/linaroorg?sub_confirmation=1 https://www.linkedin.com/company/1026961"

HKG18-TR08 - Upstreaming SVE in QEMULinaro

"Session ID: HKG18-TR08 Session Name: HKG18-TR08 - Upstreaming SVE in QEMU Speaker: Alex Bennée,Richard Henderson Track: Enterprise ★ Session Summary ★ ARM's Scalable Vector Extensions is an innovative solution to processing highly data parallel workloads. While several out-of-tree attempts at implementing SVE support for QEMU existed, we took a fundamentally different approach to solving key challenges and therefore pursued a from-scratch QEMU SVE implementation in Linaro. Our strategic choice was driven by several factors. First as an ""upstream first"" organisation we were focused on a solution that would be readily accepted by the upstream project. This entailed doing our development in the open on the project mailing lists where early feedback and community consensus can be reached. --------------------------------------------------- ★ Resources ★ Event Page: http://connect.linaro.org/resource/hkg18/hkg18-tr08/ Presentation: http://connect.linaro.org.s3.amazonaws.com/hkg18/presentations/hkg18-tr08.pdf Video: http://connect.linaro.org.s3.amazonaws.com/hkg18/videos/hkg18-tr08.mp4 --------------------------------------------------- ★ Event Details ★ Linaro Connect Hong Kong 2018 (HKG18) 19-23 March 2018 Regal Airport Hotel Hong Kong --------------------------------------------------- Keyword: Enterprise 'http://www.linaro.org' 'http://connect.linaro.org' --------------------------------------------------- Follow us on Social Media https://www.facebook.com/LinaroOrg https://www.youtube.com/user/linaroorg?sub_confirmation=1 https://www.linkedin.com/company/1026961"

HKG18-113- Secure Data Path work with i.MX8MLinaro

"Session ID: HKG18-113 Session Name: HKG18-113 - Secure Data Path work with i.MX8M Speaker: Cyrille Fleury Track: Digital Home ★ Session Summary ★ NXP presentation on Secure Data Path work with i.MX8M Soc. Demonstrate 4K PlayReady playback with Android 8.1 running on i.MX8M. Focus on security (MS SL3000 and Widevine level 1) --------------------------------------------------- ★ Resources ★ Event Page: http://connect.linaro.org/resource/hkg18/hkg18-113/ Presentation: http://connect.linaro.org.s3.amazonaws.com/hkg18/presentations/hkg18-113.pdf Video: http://connect.linaro.org.s3.amazonaws.com/hkg18/videos/hkg18-113.mp4 --------------------------------------------------- ★ Event Details ★ Linaro Connect Hong Kong 2018 (HKG18) 19-23 March 2018 Regal Airport Hotel Hong Kong --------------------------------------------------- Keyword: Digital Home 'http://www.linaro.org' 'http://connect.linaro.org' --------------------------------------------------- Follow us on Social Media https://www.facebook.com/LinaroOrg https://www.youtube.com/user/linaroorg?sub_confirmation=1 https://www.linkedin.com/company/1026961"

HKG18-120 - Devicetree Schema Documentation and Validation Linaro

"Session ID: HKG18-120 Session Name: HKG18-120 - Structured Documentation and Validation for Device Tree Speaker: Grant Likely Track: Kernel ★ Session Summary ★ Devicetree has become the dominant hardware configuration language used when building embedded systems. Projects using Devicetree now include Linux, U-Boot, Android, FreeBSD, and Zephyr. However, it is notoriously difficult to write correct Devicetree data files. The dtc tools perform limited tests for valid data, and there there is not yet a way to add validity test for specific hardware descriptions. Neither is there a good way to document requirements for specific bindings. Work is underway to solve these problems. This session will present a proposal for adding Devicetree schema files to the Devicetree toolchain that can be used to both validate data and produce usable documentation. --------------------------------------------------- ★ Resources ★ Event Page: http://connect.linaro.org/resource/hkg18/hkg18-120/ Presentation: http://connect.linaro.org.s3.amazonaws.com/hkg18/presentations/hkg18-120.pdf Video: http://connect.linaro.org.s3.amazonaws.com/hkg18/videos/hkg18-120.mp4 --------------------------------------------------- ★ Event Details ★ Linaro Connect Hong Kong 2018 (HKG18) 19-23 March 2018 Regal Airport Hotel Hong Kong --------------------------------------------------- Keyword: Kernel 'http://www.linaro.org' 'http://connect.linaro.org' --------------------------------------------------- Follow us on Social Media https://www.facebook.com/LinaroOrg https://www.youtube.com/user/linaroorg?sub_confirmation=1 https://www.linkedin.com/company/1026961"

HKG18-223 - Trusted FirmwareM: Trusted bootLinaro

"Session ID: HKG18-223 Session Name: HKG18-223 - Trusted Firmware M : Trusted Boot Speaker: Tamas Ban Track: LITE ★ Session Summary ★ An overview of the trusted boot concept and firmware update on the ARMv8-M based platform and how MCUBoot acts as a BL2 bootloader for TF-M. Trusted Firmware M In October 2017, Arm announced the vision of Platform Security Architecture (PSA) - a common framework to allow everyone in the IoT ecosystem to move forward with stronger, scalable security and greater confidence. There are three key stages to the Platform Security Architecture: Analysis, Architecture and Implementation which are described at https://developer.arm.com/products/architecture/platform-security-architecture. _Trusted Firmware M, i.e. TF-M, is the Arm project to provide an open source reference implementation firmware that will conform to the PSA specification for M-Class devices. Early access to TF-M was released in December 2017 and it is being made public during Linaro Connect. The implementation should be considered a prototype until the PSA specifications reach release state and the code aligns._ --------------------------------------------------- ★ Resources ★ Event Page: http://connect.linaro.org/resource/hkg18/hkg18-223/ Presentation: http://connect.linaro.org.s3.amazonaws.com/hkg18/presentations/hkg18-223.pdf Video: http://connect.linaro.org.s3.amazonaws.com/hkg18/videos/hkg18-223.mp4 --------------------------------------------------- ★ Event Details ★ Linaro Connect Hong Kong 2018 (HKG18) 19-23 March 2018 Regal Airport Hotel Hong Kong --------------------------------------------------- Keyword: LITE 'http://www.linaro.org' 'http://connect.linaro.org' --------------------------------------------------- Follow us on Social Media https://www.facebook.com/LinaroOrg https://www.youtube.com/user/linaroorg?sub_confirmation=1 https://www.linkedin.com/company/1026961"

Deep Learning Neural Network Acceleration at the Edge - Andrea GalloLinaro

Arm Architecture HPC Workshop Santa Clara 2018 - Kanta VekariaLinaro

Huawei’s requirements for the ARM based HPC solution readiness - Joshua MoraLinaro

Bud17 113: distribution ci using qemu and open qaLinaro

OpenHPC Automation with Ansible - Renato Golin - Linaro Arm HPC Workshop 2018Linaro

HPC network stack on ARM - Linaro HPC Workshop 2018Linaro

It just keeps getting better - SUSE enablement for Arm - Linaro HPC Workshop ...Linaro

Intelligent Interconnect Architecture to Enable Next Generation HPC - Linaro ...Linaro

Yutaka Ishikawa - Post-K and Arm HPC Ecosystem - Linaro Arm HPC Workshop Sant...Linaro

Andrew J Younge - Vanguard Astra - Petascale Arm Platform for U.S. DOE/ASC Su...Linaro

HKG18-501 - EAS on Common Kernel 4.14 and getting (much) closer to mainlineLinaro

HKG18-100K1 - George Grey: Opening KeynoteLinaro

HKG18-318 - OpenAMP WorkshopLinaro

HKG18-501 - EAS on Common Kernel 4.14 and getting (much) closer to mainlineLinaro

HKG18-315 - Why the ecosystem is a wonderful thing, warts and allLinaro

HKG18- 115 - Partitioning ARM Systems with the Jailhouse HypervisorLinaro

HKG18-TR08 - Upstreaming SVE in QEMULinaro

HKG18-113- Secure Data Path work with i.MX8MLinaro

HKG18-120 - Devicetree Schema Documentation and Validation Linaro

HKG18-223 - Trusted FirmwareM: Trusted bootLinaro

Recently uploaded (20)

Big Data Analytics Quick Research Guide by Arthur MorganArthur Morgan

This is a Quick Research Guide (QRG). QRGs include the following: - A brief, high-level overview of the QRG topic. - A milestone timeline for the QRG topic. - Links to various free online resource materials to provide a deeper dive into the QRG topic. - Conclusion and a recommendation for at least two books available in the SJPL system on the QRG topic. QRGs planned for the series: - Artificial Intelligence QRG - Quantum Computing QRG - Big Data Analytics QRG - Spacecraft Guidance, Navigation & Control QRG (coming 2026) - UK Home Computing & The Birth of ARM QRG (coming 2027) Any questions or comments? - Please contact Arthur Morgan at [email protected]. 100% human made.

TrustArc Webinar: Consumer Expectations vs Corporate Realities on Data Broker...TrustArc

Most consumers believe they’re making informed decisions about their personal data—adjusting privacy settings, blocking trackers, and opting out where they can. However, our new research reveals that while awareness is high, taking meaningful action is still lacking. On the corporate side, many organizations report strong policies for managing third-party data and consumer consent yet fall short when it comes to consistency, accountability and transparency. This session will explore the research findings from TrustArc’s Privacy Pulse Survey, examining consumer attitudes toward personal data collection and practical suggestions for corporate practices around purchasing third-party data. Attendees will learn: - Consumer awareness around data brokers and what consumers are doing to limit data collection - How businesses assess third-party vendors and their consent management operations - Where business preparedness needs improvement - What these trends mean for the future of privacy governance and public trust This discussion is essential for privacy, risk, and compliance professionals who want to ground their strategies in current data and prepare for what’s next in the privacy landscape.

SAP Modernization: Maximizing the Value of Your SAP S/4HANA Migration.pdfPrecisely

Cyber Awareness overview for 2025 month of securityriccardosl1

Electronic_Mail_Attacks-1-35.pdf by xploitniftliyevhuseyn

Quantum Computing Quick Research Guide by Arthur MorganArthur Morgan

Manifest Pre-Seed Update | A Humanoid OEM Deeptech In Francechb3

Build Your Own Copilot & Agents For DevsBrian McKeiver

HCL Nomad Web – Best Practices und Verwaltung von Multiuser-Umgebungenpanagenda

Webinar Recording: https://www.panagenda.com/webinars/hcl-nomad-web-best-practices-und-verwaltung-von-multiuser-umgebungen/ HCL Nomad Web wird als die nächste Generation des HCL Notes-Clients gefeiert und bietet zahlreiche Vorteile, wie die Beseitigung des Bedarfs an Paketierung, Verteilung und Installation. Nomad Web-Client-Updates werden “automatisch” im Hintergrund installiert, was den administrativen Aufwand im Vergleich zu traditionellen HCL Notes-Clients erheblich reduziert. Allerdings stellt die Fehlerbehebung in Nomad Web im Vergleich zum Notes-Client einzigartige Herausforderungen dar. Begleiten Sie Christoph und Marc, während sie demonstrieren, wie der Fehlerbehebungsprozess in HCL Nomad Web vereinfacht werden kann, um eine reibungslose und effiziente Benutzererfahrung zu gewährleisten. In diesem Webinar werden wir effektive Strategien zur Diagnose und Lösung häufiger Probleme in HCL Nomad Web untersuchen, einschließlich - Zugriff auf die Konsole - Auffinden und Interpretieren von Protokolldateien - Zugriff auf den Datenordner im Cache des Browsers (unter Verwendung von OPFS) - Verständnis der Unterschiede zwischen Einzel- und Mehrbenutzerszenarien - Nutzung der Client Clocking-Funktion

UiPath Community Berlin: Orchestrator API, Swagger, and Test Manager APIUiPathCommunity

Join this UiPath Community Berlin meetup to explore the Orchestrator API, Swagger interface, and the Test Manager API. Learn how to leverage these tools to streamline automation, enhance testing, and integrate more efficiently with UiPath. Perfect for developers, testers, and automation enthusiasts! 📕 Agenda Welcome & Introductions Orchestrator API Overview Exploring the Swagger Interface Test Manager API Highlights Streamlining Automation & Testing with APIs (Demo) Q&A and Open Discussion Perfect for developers, testers, and automation enthusiasts! 👉 Join our UiPath Community Berlin chapter: https://community.uipath.com/berlin/ This session streamed live on April 29, 2025, 18:00 CET. Check out all our upcoming UiPath Community sessions at https://community.uipath.com/events/.

Andrew Marnell: Transforming Business Strategy Through Data-Driven InsightsAndrew Marnell

How analogue intelligence complements AIPaul Rowe

Artificial Intelligence is providing benefits in many areas of work within the heritage sector, from image analysis, to ideas generation, and new research tools. However, it is more critical than ever for people, with analogue intelligence, to ensure the integrity and ethical use of AI. Including real people can improve the use of AI by identifying potential biases, cross-checking results, refining workflows, and providing contextual relevance to AI-driven results. News about the impact of AI often paints a rosy picture. In practice, there are many potential pitfalls. This presentation discusses these issues and looks at the role of analogue intelligence and analogue interfaces in providing the best results to our audiences. How do we deal with factually incorrect results? How do we get content generated that better reflects the diversity of our communities? What roles are there for physical, in-person experiences in the digital world?

ThousandEyes Partner Innovation Updates for May 2025ThousandEyes

Cybersecurity Identity and Access Solutions using Azure ADVICTOR MAESTRE RAMIREZ

Linux Support for SMARC: How Toradex Empowers Embedded DevelopersToradex

Toradex brings robust Linux support to SMARC (Smart Mobility Architecture), ensuring high performance and long-term reliability for embedded applications. Here’s how: • Optimized Torizon OS & Yocto Support – Toradex provides Torizon OS, a Debian-based easy-to-use platform, and Yocto BSPs for customized Linux images on SMARC modules. • Seamless Integration with i.MX 8M Plus and i.MX 95 – Toradex SMARC solutions leverage NXP’s i.MX 8 M Plus and i.MX 95 SoCs, delivering power efficiency and AI-ready performance. • Secure and Reliable – With Secure Boot, over-the-air (OTA) updates, and LTS kernel support, Toradex ensures industrial-grade security and longevity. • Containerized Workflows for AI & IoT – Support for Docker, ROS, and real-time Linux enables scalable AI, ML, and IoT applications. • Strong Ecosystem & Developer Support – Toradex offers comprehensive documentation, developer tools, and dedicated support, accelerating time-to-market. With Toradex’s Linux support for SMARC, developers get a scalable, secure, and high-performance solution for industrial, medical, and AI-driven applications. Do you have a specific project or application in mind where you're considering SMARC? We can help with Free Compatibility Check and help you with quick time-to-market For more information: https://www.toradex.com/computer-on-modules/smarc-arm-family

Semantic Cultivators : The Critical Future Role to Enable AIartmondano

tecnologias de las primeras civilizaciones.pdffjgm517

Procurement Insights Cost To Value Guide.pptxJon Hansen

Role of Data Annotation Services in AI-Powered ManufacturingAndrew Leo

Increasing Retail Store Efficiency How can Planograms Save Time and Money.pptxAnoop Ashok

Big Data Analytics Quick Research Guide by Arthur MorganArthur Morgan

TrustArc Webinar: Consumer Expectations vs Corporate Realities on Data Broker...TrustArc

SAP Modernization: Maximizing the Value of Your SAP S/4HANA Migration.pdfPrecisely

Cyber Awareness overview for 2025 month of securityriccardosl1

Electronic_Mail_Attacks-1-35.pdf by xploitniftliyevhuseyn

Quantum Computing Quick Research Guide by Arthur MorganArthur Morgan

Manifest Pre-Seed Update | A Humanoid OEM Deeptech In Francechb3

Build Your Own Copilot & Agents For DevsBrian McKeiver

HCL Nomad Web – Best Practices und Verwaltung von Multiuser-Umgebungenpanagenda

UiPath Community Berlin: Orchestrator API, Swagger, and Test Manager APIUiPathCommunity

Andrew Marnell: Transforming Business Strategy Through Data-Driven InsightsAndrew Marnell

How analogue intelligence complements AIPaul Rowe

ThousandEyes Partner Innovation Updates for May 2025ThousandEyes

Cybersecurity Identity and Access Solutions using Azure ADVICTOR MAESTRE RAMIREZ

Linux Support for SMARC: How Toradex Empowers Embedded DevelopersToradex

Semantic Cultivators : The Critical Future Role to Enable AIartmondano

tecnologias de las primeras civilizaciones.pdffjgm517

Procurement Insights Cost To Value Guide.pptxJon Hansen

Role of Data Annotation Services in AI-Powered ManufacturingAndrew Leo

Increasing Retail Store Efficiency How can Planograms Save Time and Money.pptxAnoop Ashok

SFO15-502: Using generic cpuidle framework for ARM/ARM64 in your driver

1. Presented by Date Event SFO15-502: Generic cpuidle driver Daniel LezcanoDaniel Lezcano Friday 25 September 2015 SFO15

2. Generic ARM cpuidle driver This presentation will describe the how to write a new cpuidle driver to fit into the ARM generic cpuidle framework

3. Introduction : Legacy drivers ● Duplicated code ● Per platform directory ○ Hard to track and maintain ● Low level PM code inside the driver itself ○ Dependencies with the <mach/*> and <asm/*> ● Static idle states table

4. Changes with the cpuidle drivers ● Huge changes around the drivers ● Encapsulation of the PM low level code ○ PM callbacks through platform_data driver ● Moved the drivers to drivers/cpuidle ○ Linux-3.0 => 0 drivers ○ Linux-4.0 => 14 drivers ● Factored out common code inside the generic cpuidle framework

5. Switch to another driver ● platform_data callbacks no longer accepted ○ Introduction of the ARM64 generic cpuidle driver thanks to PSCI

6. Generic ARM cpuidle driver

7. Device tree idle state definitions ● The idle state are defined in the device tree

8. Device tree idle state definitions ● The cpu definition refers to the idle state

9. Low level PM ops ● On ARM : struct cpuidle_ops ○ Init and suspend ● On ARM64 : struct cpu_operations ○ Contains cpu initialization, cpu hotplug and cpu idle ○ Not so much to say, everything is PSCI

10. Low level PM ops ● The initialization is handled by the PM low level code via a macro ...

11. Low level PM ops ● … and with a matching table. ● The init function parses the DT and initializes its internals with the PM callback idle state name PM callback

12. Generic ARM cpuidle driver ● Has a default WFI idle state ● Parses the DT and fill the driver with the different idle states ● Initialize the ops (init, suspend)

13. Generic ARM cpuidle driver : init ● Lookup for the ‘enable-method’

14. Generic ARM cpuidle driver : init ● Assigns cpuidle_ops with the platform ops ● Calls cpuidle_ops.init()

15. Generic ARM cpuidle driver : suspend ● One function: arm_enter_idle_state ● If index is 0 then WFI ● Otherwise calls arm_cpuidle_suspend which in turns calls cpuidle_ops.suspend(index) ● It is up to the low level PM code to switch to the right sleep state based on the index passed as parameter

16. Conclusion ● Self-contained : backend driver is in the low level PM code ● Flexible : Idle states are described in the device tree ● Simple : You just have to care about writing the PM callbacks

17. Next steps ● Multiple drivers support via DT definition ● Idle state timer shutdown via DT with the power domains (WIP) ○ Currently a simple property ‘local-timer-stop’

18. Credits ● Lorenzo Pieralisi for the ARM64 generic cpuidle driver ● Lina Iyer for writing the first cpuidle driver based on the new ARM generic cpuidle driver (QCOM)

SFO15-502: Using generic cpuidle framework for ARM/ARM64 in your driver

Recommended

More Related Content

What's hot (18)

Similar to SFO15-502: Using generic cpuidle framework for ARM/ARM64 in your driver (20)

More from Linaro (20)

Recently uploaded (20)

SFO15-502: Using generic cpuidle framework for ARM/ARM64 in your driver