SlideShare a Scribd company logo
2
The stack
   The stack is a group of memory location in the
    R/W memory that is used for temporary storage
    of binary information during the execution of a
    program
   The stack is a LIFO structure.
     – Last In First Out.
   The starting location of the stack is defined by
    loading a 16 bit address into the stack pointer
    that spaced is reserved, usually at the top of
    the memory map.


www.themeart.com                                       2
Most read
3
The stack
   The stack normally grows backwards into
    memory.
   The stack can be initialized anywhere in the
    user memory map , but stack is initialized at the
    highest memory location so that there will not
    be any interface with the program.
   In 8085 microprocessor system the beginning of
    the stack is defined in the program by using the
    instruction
    LXI SP,16 bit.
   The LXI SP,a 16 bit state that load the 16 bit
    address into the stack pointer register.
www.themeart.com                                        3
Most read
11
Subroutines
     A subroutine is group of instruction written sepa
      rately from the main program to perform a func
      tion that occurs repeatedly in the main program
      .
     When a main program calls a subroutine the pro
      gram execution is transferred to the subroutine
      after the completion of the subroutine ,the prog
      ram execution returns to the main program.
     The microprocessor uses the stack to store the r
      eturn address of the subroutine.


www.themeart.com                                          11
Most read
Stack & Subroutines
                      Company
                        LOGO
The stack
   The stack is a group of memory location in the
    R/W memory that is used for temporary storage
    of binary information during the execution of a
    program
   The stack is a LIFO structure.
     – Last In First Out.
   The starting location of the stack is defined by
    loading a 16 bit address into the stack pointer
    that spaced is reserved, usually at the top of
    the memory map.


www.themeart.com                                       2
The stack
   The stack normally grows backwards into
    memory.
   The stack can be initialized anywhere in the
    user memory map , but stack is initialized at the
    highest memory location so that there will not
    be any interface with the program.
   In 8085 microprocessor system the beginning of
    the stack is defined in the program by using the
    instruction
    LXI SP,16 bit.
   The LXI SP,a 16 bit state that load the 16 bit
    address into the stack pointer register.
www.themeart.com                                        3
Information is stored and retrieved
          from the stack
•The 8085 provide two instruction PUSH & POP for storing infor
mation on the stack and retrieving it back.

•Information in the register pairs stored on the stack in reverse
order by using the instruction PUSH.

• Information retrieved from the stack by using the instruction
POP.

•PUSH & POP both instruction works with register pairs only.
•The storage and retrieval of the content of registers on the
stack fallows the LIFO(Last-In-First-Out) sequence.

•Information in the stack location may not be destroyed until
new information is stored in that memory location
www.themeart.com                                                    4
The PUSH Instruction

2000 LXI SP,2099H    Load the stack pointer register with the addre
                     ss 2099.
2003 LXI H ,42F2H    Loads data in the HL register pair.

2006 PUSH H          The content of the HL register pair pushed int
                     o stack.
2007 DELAY COUNTER
200F
2010 POP H           Saved data in stack pointer register to HL regi
                     ster pair.




 www.themeart.com                                                      5
PUSH H
   The stack pointer is decremented by one to 2098 H
    , and the contents of the h register are copied to
    memory location 2098H.                         8085 Register
                                                                      F
                                               A
   The stack pointer register is again        B                      C
                                                                      E
                                               D
     decremented by one to 2097H,and H 42                    F2       L
                                              SP        2097
     the contents of the L register are                Memory
    copied to memory location 2097H.
   The contents of the register pair                    F2     2097
                                                         42     2098
     HL are not destroyed ; however                       X     2099

     HL is made available for delay
     counter.                        Contents on the stack &in the register
                                          after the PUSH instruction
www.themeart.com                                                              6
POP H
   The contents of the top of the stack location shown by
    the stack pointer are copied in the L register and the
    stack pointer register is incremented by one to 2098
    H.                                             8085 Register

   The contents of the top of the stack A    B
                                                                       F
                                                                       C
     (now it is 2098H) are copied in the D                             E
                                              H    42         F2       L
     H register,and the stack pointer is SP            2099

     incremented by one.                              MEMORY
   The contents of memory location
                                                          F2       2097
    2097H and 2098 are not destroyed                      42      2098
    until some other data bytes are                       X       2099

    stored in these location. Contentsafterthe stack and in the registers
                                       on
                                            the POP instruction
www.themeart.com                                                            7
Operation of the stack
   During pushing, the stack operates in a “decrement
    then store” style.
    The stack pointer is decremented first, then the
    information is placed on the stack.
    During poping, the stack operates in a “use then
    increment” style.
    The information is retrieved from the top of the
    stack and then the pointer is incremented.
    The SP pointer always points to “the top of the
      stack’’.


www.themeart.com                                         8
PUSH PSW Register Pair
     PUSH PSW (1 Byte Instruction)          A        Flag
      Decrement SP
      Copy the contents of
                                         12           80
       register A to the memory
       location pointed to by SP
     Decrement SP
     Copy the contents of
      Flag register to the memory     FFFB
                                      FFFC
       location pointed to by SP
                                      FFFD       80
                                      FFFE       12
                                      FFFF


www.themeart.com                                             9
Pop PSW Register Pair
     POP PSW (1 Byte Instruction)    A   FLAG
     Copy the contents of the       12    80
      memory location pointed to
      by the SP to Flag register
     Increment SP
     Copy the contents of the
                                   FFFB
      memory location pointed to   FFFC
      by the SP to register A      FFFD   80
                                   FFFE   12
     Increment SP                 FFFF


www.themeart.com                                 10
Subroutines
     A subroutine is group of instruction written sepa
      rately from the main program to perform a func
      tion that occurs repeatedly in the main program
      .
     When a main program calls a subroutine the pro
      gram execution is transferred to the subroutine
      after the completion of the subroutine ,the prog
      ram execution returns to the main program.
     The microprocessor uses the stack to store the r
      eturn address of the subroutine.


www.themeart.com                                          11
Subroutines
   The 8085 has two instructions for dealing
    with subroutines.
   – The CALL instruction is used to redirect
    program execution to the subroutine.
   – The RET instruction is used to return to t
    he main program at the end of the subro
    utine .




www.themeart.com                                  12
The CALL instruction
   CALL ,16 bit
   Call subroutine in conditionally located at
    the memory address specified by the 16
    bit operand.
   This instruction places the address of the
    next instruction on the stack and transfer
    the program execution to the subroutine
    address.


www.themeart.com                                  13
The RET instruction
   Return unconditionally from the subrouti
    ne.
   This instruction locates the return addre
    ss on the top of the stack and transfers t
    he program execution back to the calling
    program.




www.themeart.com                                 14
General characteristics of CALL
       & RTE instruction
  1. The CALL instructions are 3-byte instruc
     tion; the second byte specifies the low
     order byte ,and the third byte specifies
     the high order byte of the subroutine
     address.
  2. The return instruction are 1-byte instruc
     tions.
  3. A CALL instruction must be used in
     conjunction with a return instruction in
     the subroutine .
www.themeart.com                                 15
Necessary steps to implement
          a subroutine

   The stack pointer register must be initiali
    zed ,preferably at the highest memory lo
    cation of the R/W memory.
   The call instruction should be used in the
    main program accompanied by the RET i
    nstruction in the subroutine.




www.themeart.com                                  16
Conditional CALL and RTE Instructions
      The 8085 supports conditional CALL and co
       nditional RTE instructions.
      – The same conditions used with conditional
       JUMP instructions can be used.
      – CC, call subroutine if Carry flag is set.
      – CNC, call subroutine if Carry flag is not set
      – RC, return from subroutine if Carry flag is
       set
      – RNC, return from subroutine if Carry flag
         is not set.
www.themeart.com                                        17
www.themeart.com   18

More Related Content

What's hot (20)

Addressing modes of 80386
Addressing modes of 80386Addressing modes of 80386
Addressing modes of 80386
PDFSHARE
 
ARITHMETIC OPERATIONS IN 8085 MICROPROCESSOR
ARITHMETIC OPERATIONS IN 8085 MICROPROCESSORARITHMETIC OPERATIONS IN 8085 MICROPROCESSOR
ARITHMETIC OPERATIONS IN 8085 MICROPROCESSOR
RamaPrabha24
 
Unit II arm 7 Instruction Set
Unit II arm 7 Instruction SetUnit II arm 7 Instruction Set
Unit II arm 7 Instruction Set
Dr. Pankaj Zope
 
Addressing modes of 8086
Addressing modes of 8086Addressing modes of 8086
Addressing modes of 8086
saurav kumar
 
Microcontroller pic 16 f877 registers memory ports
Microcontroller pic 16 f877 registers memory portsMicrocontroller pic 16 f877 registers memory ports
Microcontroller pic 16 f877 registers memory ports
Nilesh Bhaskarrao Bahadure
 
8085 MICROPROCESSOR ARCHITECTURE AND ITS OPERATIONS
8085 MICROPROCESSOR ARCHITECTURE AND ITS OPERATIONS8085 MICROPROCESSOR ARCHITECTURE AND ITS OPERATIONS
8085 MICROPROCESSOR ARCHITECTURE AND ITS OPERATIONS
RamaPrabha24
 
Stack and subroutine
Stack and subroutineStack and subroutine
Stack and subroutine
milandhara
 
8051 Microcontroller
8051 Microcontroller8051 Microcontroller
8051 Microcontroller
Jai Sudhan
 
8251 universal synchronous asynchronous receiver transmitter
8251 universal synchronous asynchronous receiver transmitter8251 universal synchronous asynchronous receiver transmitter
8251 universal synchronous asynchronous receiver transmitter
ShivangiSharma879191
 
Presentation on 8086 Microprocessor
Presentation  on   8086 MicroprocessorPresentation  on   8086 Microprocessor
Presentation on 8086 Microprocessor
Nahian Ahmed
 
Register of 80386
Register of 80386Register of 80386
Register of 80386
aviban
 
Introduction to 80386
Introduction to 80386Introduction to 80386
Introduction to 80386
Shehrevar Davierwala
 
8085 instruction set
8085 instruction set8085 instruction set
8085 instruction set
Velalar College of Engineering and Technology
 
8096 microcontrollers notes
8096 microcontrollers notes8096 microcontrollers notes
8096 microcontrollers notes
Dr.YNM
 
Memory organization of 8051
Memory organization of 8051Memory organization of 8051
Memory organization of 8051
Muthu Manickam
 
RTC Interfacing and Programming
RTC Interfacing and ProgrammingRTC Interfacing and Programming
RTC Interfacing and Programming
Devashish Raval
 
LOGICAL OPERATIONS IN 8085 MICROPROCESSOR
LOGICAL OPERATIONS IN 8085 MICROPROCESSORLOGICAL OPERATIONS IN 8085 MICROPROCESSOR
LOGICAL OPERATIONS IN 8085 MICROPROCESSOR
RamaPrabha24
 
Addressing modes of 8051
Addressing modes of 8051Addressing modes of 8051
Addressing modes of 8051
SARITHA REDDY
 
Unit 2 mpmc
Unit 2 mpmcUnit 2 mpmc
Unit 2 mpmc
tamilnesaner
 
8237 / 8257 DMA
8237 / 8257 DMA8237 / 8257 DMA
8237 / 8257 DMA
AJAL A J
 
Addressing modes of 80386
Addressing modes of 80386Addressing modes of 80386
Addressing modes of 80386
PDFSHARE
 
ARITHMETIC OPERATIONS IN 8085 MICROPROCESSOR
ARITHMETIC OPERATIONS IN 8085 MICROPROCESSORARITHMETIC OPERATIONS IN 8085 MICROPROCESSOR
ARITHMETIC OPERATIONS IN 8085 MICROPROCESSOR
RamaPrabha24
 
Unit II arm 7 Instruction Set
Unit II arm 7 Instruction SetUnit II arm 7 Instruction Set
Unit II arm 7 Instruction Set
Dr. Pankaj Zope
 
Addressing modes of 8086
Addressing modes of 8086Addressing modes of 8086
Addressing modes of 8086
saurav kumar
 
Microcontroller pic 16 f877 registers memory ports
Microcontroller pic 16 f877 registers memory portsMicrocontroller pic 16 f877 registers memory ports
Microcontroller pic 16 f877 registers memory ports
Nilesh Bhaskarrao Bahadure
 
8085 MICROPROCESSOR ARCHITECTURE AND ITS OPERATIONS
8085 MICROPROCESSOR ARCHITECTURE AND ITS OPERATIONS8085 MICROPROCESSOR ARCHITECTURE AND ITS OPERATIONS
8085 MICROPROCESSOR ARCHITECTURE AND ITS OPERATIONS
RamaPrabha24
 
Stack and subroutine
Stack and subroutineStack and subroutine
Stack and subroutine
milandhara
 
8051 Microcontroller
8051 Microcontroller8051 Microcontroller
8051 Microcontroller
Jai Sudhan
 
8251 universal synchronous asynchronous receiver transmitter
8251 universal synchronous asynchronous receiver transmitter8251 universal synchronous asynchronous receiver transmitter
8251 universal synchronous asynchronous receiver transmitter
ShivangiSharma879191
 
Presentation on 8086 Microprocessor
Presentation  on   8086 MicroprocessorPresentation  on   8086 Microprocessor
Presentation on 8086 Microprocessor
Nahian Ahmed
 
Register of 80386
Register of 80386Register of 80386
Register of 80386
aviban
 
8096 microcontrollers notes
8096 microcontrollers notes8096 microcontrollers notes
8096 microcontrollers notes
Dr.YNM
 
Memory organization of 8051
Memory organization of 8051Memory organization of 8051
Memory organization of 8051
Muthu Manickam
 
RTC Interfacing and Programming
RTC Interfacing and ProgrammingRTC Interfacing and Programming
RTC Interfacing and Programming
Devashish Raval
 
LOGICAL OPERATIONS IN 8085 MICROPROCESSOR
LOGICAL OPERATIONS IN 8085 MICROPROCESSORLOGICAL OPERATIONS IN 8085 MICROPROCESSOR
LOGICAL OPERATIONS IN 8085 MICROPROCESSOR
RamaPrabha24
 
Addressing modes of 8051
Addressing modes of 8051Addressing modes of 8051
Addressing modes of 8051
SARITHA REDDY
 
8237 / 8257 DMA
8237 / 8257 DMA8237 / 8257 DMA
8237 / 8257 DMA
AJAL A J
 

Similar to Stack in microprocessor 8085(presantation) (20)

7. Stacks and subroutine.pptfor engineering student
7. Stacks and subroutine.pptfor engineering student7. Stacks and subroutine.pptfor engineering student
7. Stacks and subroutine.pptfor engineering student
ayushmishraaa09
 
Chapter 9
Chapter 9Chapter 9
Chapter 9
deval patel
 
Stacks & Subroutines.ppt.pptx
Stacks & Subroutines.ppt.pptxStacks & Subroutines.ppt.pptx
Stacks & Subroutines.ppt.pptx
ssuserdcfc6d
 
Microprocessor and Microcontroller lec4
Microprocessor and Microcontroller lec4Microprocessor and Microcontroller lec4
Microprocessor and Microcontroller lec4
Ameen San
 
Lec04
Lec04Lec04
Lec04
siddu kadiwal
 
Lec04
Lec04Lec04
Lec04
siddu kadiwal
 
B sc e 5.2 mp unit 2 soft ware(alp)
B sc e 5.2 mp unit 2 soft ware(alp)B sc e 5.2 mp unit 2 soft ware(alp)
B sc e 5.2 mp unit 2 soft ware(alp)
MahiboobAliMulla
 
Microprocessor architecture II
Microprocessor architecture   IIMicroprocessor architecture   II
Microprocessor architecture II
Dr.YNM
 
Lecture 05 NOP and Stack Group of Instructions
Lecture 05 NOP and Stack Group of InstructionsLecture 05 NOP and Stack Group of Instructions
Lecture 05 NOP and Stack Group of Instructions
Zeeshan Ahmed
 
Stack and subroutine
Stack and subroutineStack and subroutine
Stack and subroutine
Suchismita Paul
 
8085 is details
8085 is details8085 is details
8085 is details
soumyaranjan panda
 
Instructionset8085
Instructionset8085Instructionset8085
Instructionset8085
Fawad Pathan
 
Lecture (coa)
Lecture (coa)Lecture (coa)
Lecture (coa)
Hasam Panezai
 
Unit 3 assembler and processor
Unit 3   assembler and processorUnit 3   assembler and processor
Unit 3 assembler and processor
Abha Damani
 
Assembly Language Programming By Ytha Yu, Charles Marut Chap 8 (The Stack and...
Assembly Language Programming By Ytha Yu, Charles Marut Chap 8 (The Stack and...Assembly Language Programming By Ytha Yu, Charles Marut Chap 8 (The Stack and...
Assembly Language Programming By Ytha Yu, Charles Marut Chap 8 (The Stack and...
Bilal Amjad
 
T imingdiagram
T imingdiagramT imingdiagram
T imingdiagram
puja00
 
Chapter 4 programming concepts III
Chapter 4  programming concepts IIIChapter 4  programming concepts III
Chapter 4 programming concepts III
SHREEHARI WADAWADAGI
 
MicroProcessors
MicroProcessors MicroProcessors
MicroProcessors
Muhammad Uzair Rasheed
 
MICROPROCESSOR
MICROPROCESSORMICROPROCESSOR
MICROPROCESSOR
fakirmalamgir
 
8085
80858085
8085
Sreejita Majumder
 
7. Stacks and subroutine.pptfor engineering student
7. Stacks and subroutine.pptfor engineering student7. Stacks and subroutine.pptfor engineering student
7. Stacks and subroutine.pptfor engineering student
ayushmishraaa09
 
Stacks & Subroutines.ppt.pptx
Stacks & Subroutines.ppt.pptxStacks & Subroutines.ppt.pptx
Stacks & Subroutines.ppt.pptx
ssuserdcfc6d
 
Microprocessor and Microcontroller lec4
Microprocessor and Microcontroller lec4Microprocessor and Microcontroller lec4
Microprocessor and Microcontroller lec4
Ameen San
 
B sc e 5.2 mp unit 2 soft ware(alp)
B sc e 5.2 mp unit 2 soft ware(alp)B sc e 5.2 mp unit 2 soft ware(alp)
B sc e 5.2 mp unit 2 soft ware(alp)
MahiboobAliMulla
 
Microprocessor architecture II
Microprocessor architecture   IIMicroprocessor architecture   II
Microprocessor architecture II
Dr.YNM
 
Lecture 05 NOP and Stack Group of Instructions
Lecture 05 NOP and Stack Group of InstructionsLecture 05 NOP and Stack Group of Instructions
Lecture 05 NOP and Stack Group of Instructions
Zeeshan Ahmed
 
Instructionset8085
Instructionset8085Instructionset8085
Instructionset8085
Fawad Pathan
 
Unit 3 assembler and processor
Unit 3   assembler and processorUnit 3   assembler and processor
Unit 3 assembler and processor
Abha Damani
 
Assembly Language Programming By Ytha Yu, Charles Marut Chap 8 (The Stack and...
Assembly Language Programming By Ytha Yu, Charles Marut Chap 8 (The Stack and...Assembly Language Programming By Ytha Yu, Charles Marut Chap 8 (The Stack and...
Assembly Language Programming By Ytha Yu, Charles Marut Chap 8 (The Stack and...
Bilal Amjad
 
T imingdiagram
T imingdiagramT imingdiagram
T imingdiagram
puja00
 
Chapter 4 programming concepts III
Chapter 4  programming concepts IIIChapter 4  programming concepts III
Chapter 4 programming concepts III
SHREEHARI WADAWADAGI
 

Recently uploaded (20)

Offshore IT Support: Balancing In-House and Offshore Help Desk Technicians
Offshore IT Support: Balancing In-House and Offshore Help Desk TechniciansOffshore IT Support: Balancing In-House and Offshore Help Desk Technicians
Offshore IT Support: Balancing In-House and Offshore Help Desk Technicians
john823664
 
AI Trends - Mary Meeker
AI Trends - Mary MeekerAI Trends - Mary Meeker
AI Trends - Mary Meeker
Razin Mustafiz
 
SDG 9000 Series: Unleashing multigigabit everywhere
SDG 9000 Series: Unleashing multigigabit everywhereSDG 9000 Series: Unleashing multigigabit everywhere
SDG 9000 Series: Unleashing multigigabit everywhere
Adtran
 
Kubernetes Cloud Native Indonesia Meetup - May 2025
Kubernetes Cloud Native Indonesia Meetup - May 2025Kubernetes Cloud Native Indonesia Meetup - May 2025
Kubernetes Cloud Native Indonesia Meetup - May 2025
Prasta Maha
 
The 2025 Digital Adoption Blueprint.pptx
The 2025 Digital Adoption Blueprint.pptxThe 2025 Digital Adoption Blueprint.pptx
The 2025 Digital Adoption Blueprint.pptx
aptyai
 
Content and eLearning Standards: Finding the Best Fit for Your-Training
Content and eLearning Standards: Finding the Best Fit for Your-TrainingContent and eLearning Standards: Finding the Best Fit for Your-Training
Content and eLearning Standards: Finding the Best Fit for Your-Training
Rustici Software
 
Introducing the OSA 3200 SP and OSA 3250 ePRC
Introducing the OSA 3200 SP and OSA 3250 ePRCIntroducing the OSA 3200 SP and OSA 3250 ePRC
Introducing the OSA 3200 SP and OSA 3250 ePRC
Adtran
 
Marko.js - Unsung Hero of Scalable Web Frameworks (DevDays 2025)
Marko.js - Unsung Hero of Scalable Web Frameworks (DevDays 2025)Marko.js - Unsung Hero of Scalable Web Frameworks (DevDays 2025)
Marko.js - Unsung Hero of Scalable Web Frameworks (DevDays 2025)
Eugene Fidelin
 
Cyber security cyber security cyber security cyber security cyber security cy...
Cyber security cyber security cyber security cyber security cyber security cy...Cyber security cyber security cyber security cyber security cyber security cy...
Cyber security cyber security cyber security cyber security cyber security cy...
pranavbodhak
 
Evaluation Challenges in Using Generative AI for Science & Technical Content
Evaluation Challenges in Using Generative AI for Science & Technical ContentEvaluation Challenges in Using Generative AI for Science & Technical Content
Evaluation Challenges in Using Generative AI for Science & Technical Content
Paul Groth
 
cloudgenesis cloud workshop , gdg on campus mita
cloudgenesis cloud workshop , gdg on campus mitacloudgenesis cloud workshop , gdg on campus mita
cloudgenesis cloud workshop , gdg on campus mita
siyaldhande02
 
Microsoft Build 2025 takeaways in one presentation
Microsoft Build 2025 takeaways in one presentationMicrosoft Build 2025 takeaways in one presentation
Microsoft Build 2025 takeaways in one presentation
Digitalmara
 
Agentic AI Explained: The Next Frontier of Autonomous Intelligence & Generati...
Agentic AI Explained: The Next Frontier of Autonomous Intelligence & Generati...Agentic AI Explained: The Next Frontier of Autonomous Intelligence & Generati...
Agentic AI Explained: The Next Frontier of Autonomous Intelligence & Generati...
Aaryan Kansari
 
TrustArc Webinar: Mastering Privacy Contracting
TrustArc Webinar: Mastering Privacy ContractingTrustArc Webinar: Mastering Privacy Contracting
TrustArc Webinar: Mastering Privacy Contracting
TrustArc
 
Cognitive Chasms - A Typology of GenAI Failure Failure Modes
Cognitive Chasms - A Typology of GenAI Failure Failure ModesCognitive Chasms - A Typology of GenAI Failure Failure Modes
Cognitive Chasms - A Typology of GenAI Failure Failure Modes
Dr. Tathagat Varma
 
SAP Sapphire 2025 ERP1612 Enhancing User Experience with SAP Fiori and AI
SAP Sapphire 2025 ERP1612 Enhancing User Experience with SAP Fiori and AISAP Sapphire 2025 ERP1612 Enhancing User Experience with SAP Fiori and AI
SAP Sapphire 2025 ERP1612 Enhancing User Experience with SAP Fiori and AI
Peter Spielvogel
 
Security Operations and the Defense Analyst - Splunk Certificate
Security Operations and the Defense Analyst - Splunk CertificateSecurity Operations and the Defense Analyst - Splunk Certificate
Security Operations and the Defense Analyst - Splunk Certificate
VICTOR MAESTRE RAMIREZ
 
UiPath Community Berlin: Studio Tips & Tricks and UiPath Insights
UiPath Community Berlin: Studio Tips & Tricks and UiPath InsightsUiPath Community Berlin: Studio Tips & Tricks and UiPath Insights
UiPath Community Berlin: Studio Tips & Tricks and UiPath Insights
UiPathCommunity
 
Introducing FME Realize: A New Era of Spatial Computing and AR
Introducing FME Realize: A New Era of Spatial Computing and ARIntroducing FME Realize: A New Era of Spatial Computing and AR
Introducing FME Realize: A New Era of Spatial Computing and AR
Safe Software
 
GDG Cloud Southlake #43: Tommy Todd: The Quantum Apocalypse: A Looming Threat...
GDG Cloud Southlake #43: Tommy Todd: The Quantum Apocalypse: A Looming Threat...GDG Cloud Southlake #43: Tommy Todd: The Quantum Apocalypse: A Looming Threat...
GDG Cloud Southlake #43: Tommy Todd: The Quantum Apocalypse: A Looming Threat...
James Anderson
 
Offshore IT Support: Balancing In-House and Offshore Help Desk Technicians
Offshore IT Support: Balancing In-House and Offshore Help Desk TechniciansOffshore IT Support: Balancing In-House and Offshore Help Desk Technicians
Offshore IT Support: Balancing In-House and Offshore Help Desk Technicians
john823664
 
AI Trends - Mary Meeker
AI Trends - Mary MeekerAI Trends - Mary Meeker
AI Trends - Mary Meeker
Razin Mustafiz
 
SDG 9000 Series: Unleashing multigigabit everywhere
SDG 9000 Series: Unleashing multigigabit everywhereSDG 9000 Series: Unleashing multigigabit everywhere
SDG 9000 Series: Unleashing multigigabit everywhere
Adtran
 
Kubernetes Cloud Native Indonesia Meetup - May 2025
Kubernetes Cloud Native Indonesia Meetup - May 2025Kubernetes Cloud Native Indonesia Meetup - May 2025
Kubernetes Cloud Native Indonesia Meetup - May 2025
Prasta Maha
 
The 2025 Digital Adoption Blueprint.pptx
The 2025 Digital Adoption Blueprint.pptxThe 2025 Digital Adoption Blueprint.pptx
The 2025 Digital Adoption Blueprint.pptx
aptyai
 
Content and eLearning Standards: Finding the Best Fit for Your-Training
Content and eLearning Standards: Finding the Best Fit for Your-TrainingContent and eLearning Standards: Finding the Best Fit for Your-Training
Content and eLearning Standards: Finding the Best Fit for Your-Training
Rustici Software
 
Introducing the OSA 3200 SP and OSA 3250 ePRC
Introducing the OSA 3200 SP and OSA 3250 ePRCIntroducing the OSA 3200 SP and OSA 3250 ePRC
Introducing the OSA 3200 SP and OSA 3250 ePRC
Adtran
 
Marko.js - Unsung Hero of Scalable Web Frameworks (DevDays 2025)
Marko.js - Unsung Hero of Scalable Web Frameworks (DevDays 2025)Marko.js - Unsung Hero of Scalable Web Frameworks (DevDays 2025)
Marko.js - Unsung Hero of Scalable Web Frameworks (DevDays 2025)
Eugene Fidelin
 
Cyber security cyber security cyber security cyber security cyber security cy...
Cyber security cyber security cyber security cyber security cyber security cy...Cyber security cyber security cyber security cyber security cyber security cy...
Cyber security cyber security cyber security cyber security cyber security cy...
pranavbodhak
 
Evaluation Challenges in Using Generative AI for Science & Technical Content
Evaluation Challenges in Using Generative AI for Science & Technical ContentEvaluation Challenges in Using Generative AI for Science & Technical Content
Evaluation Challenges in Using Generative AI for Science & Technical Content
Paul Groth
 
cloudgenesis cloud workshop , gdg on campus mita
cloudgenesis cloud workshop , gdg on campus mitacloudgenesis cloud workshop , gdg on campus mita
cloudgenesis cloud workshop , gdg on campus mita
siyaldhande02
 
Microsoft Build 2025 takeaways in one presentation
Microsoft Build 2025 takeaways in one presentationMicrosoft Build 2025 takeaways in one presentation
Microsoft Build 2025 takeaways in one presentation
Digitalmara
 
Agentic AI Explained: The Next Frontier of Autonomous Intelligence & Generati...
Agentic AI Explained: The Next Frontier of Autonomous Intelligence & Generati...Agentic AI Explained: The Next Frontier of Autonomous Intelligence & Generati...
Agentic AI Explained: The Next Frontier of Autonomous Intelligence & Generati...
Aaryan Kansari
 
TrustArc Webinar: Mastering Privacy Contracting
TrustArc Webinar: Mastering Privacy ContractingTrustArc Webinar: Mastering Privacy Contracting
TrustArc Webinar: Mastering Privacy Contracting
TrustArc
 
Cognitive Chasms - A Typology of GenAI Failure Failure Modes
Cognitive Chasms - A Typology of GenAI Failure Failure ModesCognitive Chasms - A Typology of GenAI Failure Failure Modes
Cognitive Chasms - A Typology of GenAI Failure Failure Modes
Dr. Tathagat Varma
 
SAP Sapphire 2025 ERP1612 Enhancing User Experience with SAP Fiori and AI
SAP Sapphire 2025 ERP1612 Enhancing User Experience with SAP Fiori and AISAP Sapphire 2025 ERP1612 Enhancing User Experience with SAP Fiori and AI
SAP Sapphire 2025 ERP1612 Enhancing User Experience with SAP Fiori and AI
Peter Spielvogel
 
Security Operations and the Defense Analyst - Splunk Certificate
Security Operations and the Defense Analyst - Splunk CertificateSecurity Operations and the Defense Analyst - Splunk Certificate
Security Operations and the Defense Analyst - Splunk Certificate
VICTOR MAESTRE RAMIREZ
 
UiPath Community Berlin: Studio Tips & Tricks and UiPath Insights
UiPath Community Berlin: Studio Tips & Tricks and UiPath InsightsUiPath Community Berlin: Studio Tips & Tricks and UiPath Insights
UiPath Community Berlin: Studio Tips & Tricks and UiPath Insights
UiPathCommunity
 
Introducing FME Realize: A New Era of Spatial Computing and AR
Introducing FME Realize: A New Era of Spatial Computing and ARIntroducing FME Realize: A New Era of Spatial Computing and AR
Introducing FME Realize: A New Era of Spatial Computing and AR
Safe Software
 
GDG Cloud Southlake #43: Tommy Todd: The Quantum Apocalypse: A Looming Threat...
GDG Cloud Southlake #43: Tommy Todd: The Quantum Apocalypse: A Looming Threat...GDG Cloud Southlake #43: Tommy Todd: The Quantum Apocalypse: A Looming Threat...
GDG Cloud Southlake #43: Tommy Todd: The Quantum Apocalypse: A Looming Threat...
James Anderson
 

Stack in microprocessor 8085(presantation)

  • 1. Stack & Subroutines Company LOGO
  • 2. The stack  The stack is a group of memory location in the R/W memory that is used for temporary storage of binary information during the execution of a program  The stack is a LIFO structure. – Last In First Out.  The starting location of the stack is defined by loading a 16 bit address into the stack pointer that spaced is reserved, usually at the top of the memory map. www.themeart.com 2
  • 3. The stack  The stack normally grows backwards into memory.  The stack can be initialized anywhere in the user memory map , but stack is initialized at the highest memory location so that there will not be any interface with the program.  In 8085 microprocessor system the beginning of the stack is defined in the program by using the instruction  LXI SP,16 bit.  The LXI SP,a 16 bit state that load the 16 bit address into the stack pointer register. www.themeart.com 3
  • 4. Information is stored and retrieved from the stack •The 8085 provide two instruction PUSH & POP for storing infor mation on the stack and retrieving it back. •Information in the register pairs stored on the stack in reverse order by using the instruction PUSH. • Information retrieved from the stack by using the instruction POP. •PUSH & POP both instruction works with register pairs only. •The storage and retrieval of the content of registers on the stack fallows the LIFO(Last-In-First-Out) sequence. •Information in the stack location may not be destroyed until new information is stored in that memory location www.themeart.com 4
  • 5. The PUSH Instruction 2000 LXI SP,2099H Load the stack pointer register with the addre ss 2099. 2003 LXI H ,42F2H Loads data in the HL register pair. 2006 PUSH H The content of the HL register pair pushed int o stack. 2007 DELAY COUNTER 200F 2010 POP H Saved data in stack pointer register to HL regi ster pair. www.themeart.com 5
  • 6. PUSH H  The stack pointer is decremented by one to 2098 H , and the contents of the h register are copied to memory location 2098H. 8085 Register F A  The stack pointer register is again B C E D decremented by one to 2097H,and H 42 F2 L SP 2097 the contents of the L register are Memory copied to memory location 2097H.  The contents of the register pair F2 2097 42 2098 HL are not destroyed ; however X 2099 HL is made available for delay counter. Contents on the stack &in the register after the PUSH instruction www.themeart.com 6
  • 7. POP H  The contents of the top of the stack location shown by the stack pointer are copied in the L register and the stack pointer register is incremented by one to 2098 H. 8085 Register  The contents of the top of the stack A B F C (now it is 2098H) are copied in the D E H 42 F2 L H register,and the stack pointer is SP 2099 incremented by one. MEMORY  The contents of memory location F2 2097 2097H and 2098 are not destroyed 42 2098 until some other data bytes are X 2099 stored in these location. Contentsafterthe stack and in the registers on the POP instruction www.themeart.com 7
  • 8. Operation of the stack  During pushing, the stack operates in a “decrement then store” style.  The stack pointer is decremented first, then the information is placed on the stack.  During poping, the stack operates in a “use then increment” style.  The information is retrieved from the top of the stack and then the pointer is incremented.  The SP pointer always points to “the top of the stack’’. www.themeart.com 8
  • 9. PUSH PSW Register Pair  PUSH PSW (1 Byte Instruction) A Flag  Decrement SP  Copy the contents of 12 80 register A to the memory location pointed to by SP  Decrement SP  Copy the contents of Flag register to the memory FFFB FFFC location pointed to by SP FFFD 80 FFFE 12 FFFF www.themeart.com 9
  • 10. Pop PSW Register Pair  POP PSW (1 Byte Instruction) A FLAG  Copy the contents of the 12 80 memory location pointed to by the SP to Flag register  Increment SP  Copy the contents of the FFFB memory location pointed to FFFC by the SP to register A FFFD 80 FFFE 12  Increment SP FFFF www.themeart.com 10
  • 11. Subroutines  A subroutine is group of instruction written sepa rately from the main program to perform a func tion that occurs repeatedly in the main program .  When a main program calls a subroutine the pro gram execution is transferred to the subroutine after the completion of the subroutine ,the prog ram execution returns to the main program.  The microprocessor uses the stack to store the r eturn address of the subroutine. www.themeart.com 11
  • 12. Subroutines  The 8085 has two instructions for dealing with subroutines. – The CALL instruction is used to redirect program execution to the subroutine. – The RET instruction is used to return to t he main program at the end of the subro utine . www.themeart.com 12
  • 13. The CALL instruction  CALL ,16 bit  Call subroutine in conditionally located at the memory address specified by the 16 bit operand.  This instruction places the address of the next instruction on the stack and transfer the program execution to the subroutine address. www.themeart.com 13
  • 14. The RET instruction  Return unconditionally from the subrouti ne.  This instruction locates the return addre ss on the top of the stack and transfers t he program execution back to the calling program. www.themeart.com 14
  • 15. General characteristics of CALL & RTE instruction 1. The CALL instructions are 3-byte instruc tion; the second byte specifies the low order byte ,and the third byte specifies the high order byte of the subroutine address. 2. The return instruction are 1-byte instruc tions. 3. A CALL instruction must be used in conjunction with a return instruction in the subroutine . www.themeart.com 15
  • 16. Necessary steps to implement a subroutine  The stack pointer register must be initiali zed ,preferably at the highest memory lo cation of the R/W memory.  The call instruction should be used in the main program accompanied by the RET i nstruction in the subroutine. www.themeart.com 16
  • 17. Conditional CALL and RTE Instructions  The 8085 supports conditional CALL and co nditional RTE instructions. – The same conditions used with conditional JUMP instructions can be used. – CC, call subroutine if Carry flag is set. – CNC, call subroutine if Carry flag is not set – RC, return from subroutine if Carry flag is set – RNC, return from subroutine if Carry flag is not set. www.themeart.com 17