1 of 2
Downloaded 45 times
![Verilog coding of DEMUX 1X8 using if else statement
module demux(d, sel, z);
input d;
input [2:0] sel;
output [7:0] z;
reg [7:0] z;
always @( d or sel)
begin
if( sel==3'b000)
z[0]=d;
else if( sel==3'b001)
z[1]=d;
else if( sel==3'b010)
z[2]=d;
else if( sel==3'b011)
z[3]=d;
else if( sel==3'b100)
z[4]=d;
else if( sel==3'b101)
z[5]=d;
else if( sel==3'b110)
z[6]=d;
else
z[7]=d;
end
endmodule](https://image.slidesharecdn.com/verilog-coding-of-de-mux-8x1-160216065025/85/Verilog-coding-of-demux-8-x1-1-320.jpg)
![Verilog coding of DEMUX 1X8 using case statement
module demux(d, sel, z);
input d;
input [2:0] sel;
output [7:0] z;
reg [7:0] z;
always @( d or sel)
begin
case(sel)
3'b000 : z[0] = d;
3'b001 : z[1] = d;
3'b010 : z[2] = d;
3'b011 : z[3] = d;
3'b100 : z[4] = d;
3'b101 : z[5] = d;
3'b110 : z[6] = d;
3'b111 : z[7] = d;
endcase
end
endmodule](https://image.slidesharecdn.com/verilog-coding-of-de-mux-8x1-160216065025/85/Verilog-coding-of-demux-8-x1-2-320.jpg)
Ad
Recommended
verilog code for logic gates
verilog code for logic gatesRakesh kumar jha The document contains Verilog code for half adders and full adders. It provides two implementations for each: a half adder is implemented using XOR and AND gates to calculate the sum and carry outputs from two input bits, and a full adder uses additional gates to calculate the sum and carry from three input bits.
Verilog Test Bench
Verilog Test BenchDr.YNM This PPT is meant to explain the construction and implementation of Verilog Test Bench with examples.
Verilog presentation final
Verilog presentation finalAnkur Gupta This document provides information about Verilog, a hardware description language used for designing digital circuits. It discusses what Verilog is, why it is used, how it was developed, its structure and syntax. Key points covered include:
- Verilog is a hardware description language used for designing digital circuits at different levels of abstraction.
- It allows designers to describe designs behaviorally or at lower levels like gate and switch levels.
- Verilog provides a software platform for designers to express their designs using behavioral constructs before being synthesized into hardware.
- It was introduced in 1985 and became an open standard in 1990 to promote broader adoption.
- The document reviews Verilog syntax, variables, data types,
Verilog full adder in dataflow & gate level modelling style.
Verilog full adder in dataflow & gate level modelling style.Omkar Rane This document describes two different models for a full adder circuit - a dataflow model and a gate level model. The dataflow model uses assign statements to directly define the sum (s) and carry out (cout) outputs in terms of the inputs (a, b, cin). The gate level model builds the full adder using lower level logic gates like xor, and, or connected via internal wires to compute the sum and carry outputs.
Smart traffic light controller using verilog
Smart traffic light controller using verilogVaishaliVaishali14 This project will provides a detailed explanation about a smart traffic light controller using verilog code along with test bench and the working principle and simulation outputs are been attached.
Verilog
VerilogMohamed Rayan Those slides describe digital design using Verilog HDL,
starting with Design methodologies for any digital circuit then difference between s/w (C/C++) and H/w (Verilog) and the most important constructs that let us start hardware design using Verilog HDL.
Day2 Verilog HDL Basic
Day2 Verilog HDL BasicRon Liu Verilog HDL Basics covers the basics of Verilog including data types, modules, simulation, operators, assignments, and flow control. It discusses key concepts like event-driven simulation, blocking vs non-blocking assignments, continuous assignments, initial and always blocks, and control structures like if, case, for loops. The document provides examples to illustrate Verilog syntax and how it is used to model hardware at the register transfer level.
Verilog VHDL code Decoder and Encoder
Verilog VHDL code Decoder and EncoderBharti Airtel Ltd. This document summarizes an experiment that implemented 2:4, 3:8 decoders and an 8:3 encoder using Verilog. It provides the Verilog code for each implementation and includes RTL simulation output waveforms. The aim was to model the decoders and encoder using dataflow and behavioral modeling. The experiment was conducted using Xilinx ISE 9.2i software by student SHYAMVEER SINGH with roll number B-54.
Verilog lab manual (ECAD and VLSI Lab)
Verilog lab manual (ECAD and VLSI Lab)Dr. Swaminathan Kathirvel The document describes the design and simulation of basic logic gates and a 2-to-4 decoder using Verilog HDL. It includes the block diagrams, truth tables, and Verilog code for AND, OR, NAND, NOR, XOR, XNOR and NOT gates. Testbenches are provided to simulate and verify the gate designs. The 2-to-4 decoder section provides the block diagram, theory of operation, and Verilog code using dataflow, behavioral and structural modeling styles. A testbench is also included to simulate the 2-to-4 decoder design.
Verilog hdl
Verilog hdlMuhammad Uzair Rasheed Hardware description languages (HDLs) allow designers to describe digital systems at different levels of abstraction in a textual format. The two most commonly used HDLs are Verilog and VHDL. Verilog is commonly used in the US, while VHDL is more popular in Europe. HDLs enable simulation of designs before fabrication to verify functionality. Digital designs can be modeled at the gate level, data flow level, or behavioral level in Verilog. Verilog code consists of a design module and test bench module to stimulate inputs and observe outputs.
Arithmetic and Logic instructions in Embedded C
Arithmetic and Logic instructions in Embedded CVikas Dongre This document contains information about various topics related to 8051 microcontrollers and C programming including:
- Arithmetic and logical operators used in C programming like addition, subtraction, AND, OR, etc.
- Examples of 8051 C code that perform operations like toggling ports, adding delays, and performing bitwise logic operations.
- Solutions to problems asking to write 8051 C code that toggles bits of ports with delays, toggles a specific bit a number of times, and performs bitwise logic operations.
- Notes about factors that affect accuracy of delays in 8051 programs like the microcontroller design and crystal frequency.
Concepts of Behavioral modelling in Verilog HDL
Concepts of Behavioral modelling in Verilog HDLanand hd Timing Controls in behavioral modeling, conditional statements, if, if-else, case, casex, casez, looping constructs, for loop, while loop, repeat loop, forever loop, Sequential and Parallel Blocks, Generate Blocks with examples
Verilog VHDL code Parallel adder 
Verilog VHDL code Parallel adder Bharti Airtel Ltd. Experiment 5 implements a parallel adder using half adders and full adders. It uses Verilog code to design a 4-bit parallel adder with inputs a and b. The adder uses half adders for the least significant bits and full adders for the remaining bits, storing any carry bits in variables. An RTL simulation verifies the adder design works as intended by summing the parallel binary bits with carry.
06 floating point
06 floating pointPiyush Rochwani The document discusses floating point numbers and the IEEE 754 standard. It describes how floating point numbers represent numbers with fractions using a sign bit, exponent field, and fraction field. The IEEE 754 standard uses a biased exponent representation for normalized floating point values, along with special values like infinity and NaN. It also details denormalized numbers, which allow gradual underflow to zero.
MULTIPLEXER
MULTIPLEXERSiddhi Shrivas A multiplexer is a digital circuit that has multiple inputs and a single output. It selects one of the multiple input lines to pass to its output based on a digital select line. A multiplexer uses select lines to determine which input is passed to the output. Multiplexers come in different sizes depending on the number of inputs and select lines, such as 2-to-1, 4-to-1, and 8-to-1 multiplexers. Multiplexers are used in applications such as data communications, audio/video routing, and implementing digital logic functions.
multiplexers and demultiplexers
multiplexers and demultiplexersUnsa Shakir This document discusses multiplexers and demultiplexers. It defines them as devices that allow digital information from several sources to be routed onto a single line (multiplexers) or distributed to multiple output lines (demultiplexers). The key properties of multiplexers and demultiplexers are described, including the relationship between the number of inputs, outputs, and selection lines. Examples of implementing multiplexers and demultiplexers using logic gates are provided.
Shift Registers
Shift RegistersAbhilash Nair Shift registers are digital circuits composed of flip-flops that can shift data from one stage to the next. They can be configured for serial-in serial-out, serial-in parallel-out, parallel-in serial-out, or parallel-in parallel-out data movement. Common applications include converting between serial and parallel data, temporary data storage, and implementing counters. MSI shift registers like the 74LS164 and 74LS166 provide 8-bit shift register functionality.
Verilog Tutorial - Verilog HDL Tutorial with Examples
Verilog Tutorial - Verilog HDL Tutorial with ExamplesE2MATRIX E2MATRIX Research Lab
Opp Phagwara Bus Stand, Backside Axis Bank,
Parmar Complex, Phagwara Punjab (India).
Contact : +91 9041262727
web: www.e2matrix.com -- email: [email protected]
Simulation tools typically accept full set of Verilog language constructs
Some language constructs and their use in a Verilog description make simulation efficient and are ignored by synthesis tools
Synthesis tools typically accept only a subset of the full Verilog language constructs
In this presentation, Verilog language constructs not supported in Synopsys FPGA Express are in red italics
There are other restrictions not detailed here, see [2].
The Module Concept
Basic design unit
Modules are:
Declared
Instantiated
Modules declarations cannot be nested
Verilog tutorial
Verilog tutorialMaryala Srinivas This document provides an introduction to Verilog, a hardware description language (HDL). It describes the main purposes of HDLs as allowing designers to describe circuits at both the algorithmic and gate levels, enabling simulation and synthesis. The document then discusses some Verilog basics, including modules as building blocks, ports, parameters, variables, instantiation, and structural vs procedural code. It provides examples of module declarations and typical module components.
gate level modeling
gate level modelingVandanaBR2 This document describes gate level modeling in Verilog. It discusses gate types like AND, OR, and NOT gates that can be used as primitives. It describes how to instantiate gates and provides examples of instantiating gates like NAND and AND gates. It also describes structural modeling of circuits like a 2-input multiplexer, full adder, D latch, and master-slave JK flip-flop using gate level primitives.
Verilog HDL
Verilog HDLMantra VLSI This document provides an introduction to Verilog HDL including:
- An overview of Verilog keywords, data types, abstraction levels, and design methodology.
- Details on the history of Verilog including its development over time and transitions to newer standards.
- Explanations of key Verilog concepts like modules, ports, instantiation, stimuli, and lexical conventions.
Modules are the basic building blocks, ports define module interfaces, and instantiation replicates modules. Stimuli provide test inputs and lexical conventions cover syntax rules.
Demultiplexer presentation
Demultiplexer presentationShaikat Saha This document discusses demultiplexers and is authored by group members Md. Shamsuzzaman, Shaikat Saha, Shibli Sadik, and Atif Rizwan. It defines a demultiplexer as a digital switch that takes a single input and routes it to multiple outputs based on select lines. The document describes 1-to-2, 1-to-4, and 1-to-8 line demultiplexers and includes their truth table. Diagrams of demultiplexer functions are also provided.
Lect 7: Verilog Behavioral model for Absolute Beginners
Lect 7: Verilog Behavioral model for Absolute BeginnersDr.YNM The document discusses Verilog behavioral modeling, which provides the highest level of abstraction for designing complex systems through procedural statements. It describes two main procedural blocks - the always block and initial block. The always block uses procedural assignments to continuously update variables, while the initial block executes stimulus code once at startup for simulation testing. Several procedural statements like if/else, case, and forever are also covered.
Switch level modeling
Switch level modelingDevi Pradeep Podugu This document discusses switch level modeling in Verilog. It describes different types of transistor switches that can be used as primitives in Verilog, including nmos, pmos, rnmos, rpmos, and cmos switches. It also covers bidirectional switches like tran, tranif1, and examples of how to use the switches to model basic logic gates and memory cells like a RAM cell. Time delays can be specified for switches. Switch level modeling allows designing circuits using transistors directly in Verilog.
decoder and encoder
decoder and encoderUnsa Shakir The document discusses encoders, decoders, multiplexers (MUX), and how they can be used to implement digital logic functions. It provides examples of using 4-to-1, 8-to-1 and 10-to-1 MUX to implement functions. It also gives examples of 4-to-2, 8-to-3 and 10-to-4 encoders. Decoder examples include a 2-to-4 and 3-to-8 binary decoder. The document explains how decoders can be used as logic building blocks to realize Boolean functions. It poses questions to be answered using terms like MUX, DEMUX, encoder, decoder.
Sequential circuits in Digital Electronics
Sequential circuits in Digital ElectronicsVinoth Loganathan The document explains about the concepts of sequential circuits in Digital electronics.
This will be helpful for the beginners in VLSI and electronics students.
Verilog VHDL code Multiplexer and De Multiplexer 
Verilog VHDL code Multiplexer and De Multiplexer Bharti Airtel Ltd. The document describes Experiment 3 which aims to implement multiplexers and demultiplexers using Verilog code and gate-level modeling. It includes the theory of multiplexers and demultiplexers, truth tables for 4:1 and 2:1 multiplexers, and Verilog code examples to simulate a 4:1 multiplexer, 2:1 demultiplexer, and 4:1 decoder along with their corresponding RTL simulations and output waveforms.
Experiment write-vhdl-code-for-realize-all-logic-gates
Experiment write-vhdl-code-for-realize-all-logic-gatesRicardo Castro The document describes an experiment to write VHDL code for basic logic gates. It includes the truth tables, logic diagrams, and VHDL code for AND, OR, NOT, NAND, NOR, and EXOR gates. Waveform diagrams are provided to simulate the behavior of each gate.
Ad
More Related Content
What's hot (20)
Day2 Verilog HDL Basic
Day2 Verilog HDL BasicRon Liu Verilog HDL Basics covers the basics of Verilog including data types, modules, simulation, operators, assignments, and flow control. It discusses key concepts like event-driven simulation, blocking vs non-blocking assignments, continuous assignments, initial and always blocks, and control structures like if, case, for loops. The document provides examples to illustrate Verilog syntax and how it is used to model hardware at the register transfer level.
Verilog VHDL code Decoder and Encoder
Verilog VHDL code Decoder and EncoderBharti Airtel Ltd. This document summarizes an experiment that implemented 2:4, 3:8 decoders and an 8:3 encoder using Verilog. It provides the Verilog code for each implementation and includes RTL simulation output waveforms. The aim was to model the decoders and encoder using dataflow and behavioral modeling. The experiment was conducted using Xilinx ISE 9.2i software by student SHYAMVEER SINGH with roll number B-54.
Verilog lab manual (ECAD and VLSI Lab)
Verilog lab manual (ECAD and VLSI Lab)Dr. Swaminathan Kathirvel The document describes the design and simulation of basic logic gates and a 2-to-4 decoder using Verilog HDL. It includes the block diagrams, truth tables, and Verilog code for AND, OR, NAND, NOR, XOR, XNOR and NOT gates. Testbenches are provided to simulate and verify the gate designs. The 2-to-4 decoder section provides the block diagram, theory of operation, and Verilog code using dataflow, behavioral and structural modeling styles. A testbench is also included to simulate the 2-to-4 decoder design.
Verilog hdl
Verilog hdlMuhammad Uzair Rasheed Hardware description languages (HDLs) allow designers to describe digital systems at different levels of abstraction in a textual format. The two most commonly used HDLs are Verilog and VHDL. Verilog is commonly used in the US, while VHDL is more popular in Europe. HDLs enable simulation of designs before fabrication to verify functionality. Digital designs can be modeled at the gate level, data flow level, or behavioral level in Verilog. Verilog code consists of a design module and test bench module to stimulate inputs and observe outputs.
Arithmetic and Logic instructions in Embedded C
Arithmetic and Logic instructions in Embedded CVikas Dongre This document contains information about various topics related to 8051 microcontrollers and C programming including:
- Arithmetic and logical operators used in C programming like addition, subtraction, AND, OR, etc.
- Examples of 8051 C code that perform operations like toggling ports, adding delays, and performing bitwise logic operations.
- Solutions to problems asking to write 8051 C code that toggles bits of ports with delays, toggles a specific bit a number of times, and performs bitwise logic operations.
- Notes about factors that affect accuracy of delays in 8051 programs like the microcontroller design and crystal frequency.
Concepts of Behavioral modelling in Verilog HDL
Concepts of Behavioral modelling in Verilog HDLanand hd Timing Controls in behavioral modeling, conditional statements, if, if-else, case, casex, casez, looping constructs, for loop, while loop, repeat loop, forever loop, Sequential and Parallel Blocks, Generate Blocks with examples
Verilog VHDL code Parallel adder
Verilog VHDL code Parallel adder Bharti Airtel Ltd. Experiment 5 implements a parallel adder using half adders and full adders. It uses Verilog code to design a 4-bit parallel adder with inputs a and b. The adder uses half adders for the least significant bits and full adders for the remaining bits, storing any carry bits in variables. An RTL simulation verifies the adder design works as intended by summing the parallel binary bits with carry.
06 floating point
06 floating pointPiyush Rochwani The document discusses floating point numbers and the IEEE 754 standard. It describes how floating point numbers represent numbers with fractions using a sign bit, exponent field, and fraction field. The IEEE 754 standard uses a biased exponent representation for normalized floating point values, along with special values like infinity and NaN. It also details denormalized numbers, which allow gradual underflow to zero.
MULTIPLEXER
MULTIPLEXERSiddhi Shrivas A multiplexer is a digital circuit that has multiple inputs and a single output. It selects one of the multiple input lines to pass to its output based on a digital select line. A multiplexer uses select lines to determine which input is passed to the output. Multiplexers come in different sizes depending on the number of inputs and select lines, such as 2-to-1, 4-to-1, and 8-to-1 multiplexers. Multiplexers are used in applications such as data communications, audio/video routing, and implementing digital logic functions.
multiplexers and demultiplexers
multiplexers and demultiplexersUnsa Shakir This document discusses multiplexers and demultiplexers. It defines them as devices that allow digital information from several sources to be routed onto a single line (multiplexers) or distributed to multiple output lines (demultiplexers). The key properties of multiplexers and demultiplexers are described, including the relationship between the number of inputs, outputs, and selection lines. Examples of implementing multiplexers and demultiplexers using logic gates are provided.
Shift Registers
Shift RegistersAbhilash Nair Shift registers are digital circuits composed of flip-flops that can shift data from one stage to the next. They can be configured for serial-in serial-out, serial-in parallel-out, parallel-in serial-out, or parallel-in parallel-out data movement. Common applications include converting between serial and parallel data, temporary data storage, and implementing counters. MSI shift registers like the 74LS164 and 74LS166 provide 8-bit shift register functionality.
Verilog Tutorial - Verilog HDL Tutorial with Examples
Verilog Tutorial - Verilog HDL Tutorial with ExamplesE2MATRIX E2MATRIX Research Lab
Opp Phagwara Bus Stand, Backside Axis Bank,
Parmar Complex, Phagwara Punjab (India).
Contact : +91 9041262727
web: www.e2matrix.com -- email: [email protected]
Simulation tools typically accept full set of Verilog language constructs
Some language constructs and their use in a Verilog description make simulation efficient and are ignored by synthesis tools
Synthesis tools typically accept only a subset of the full Verilog language constructs
In this presentation, Verilog language constructs not supported in Synopsys FPGA Express are in red italics
There are other restrictions not detailed here, see [2].
The Module Concept
Basic design unit
Modules are:
Declared
Instantiated
Modules declarations cannot be nested
Verilog tutorial
Verilog tutorialMaryala Srinivas This document provides an introduction to Verilog, a hardware description language (HDL). It describes the main purposes of HDLs as allowing designers to describe circuits at both the algorithmic and gate levels, enabling simulation and synthesis. The document then discusses some Verilog basics, including modules as building blocks, ports, parameters, variables, instantiation, and structural vs procedural code. It provides examples of module declarations and typical module components.
gate level modeling
gate level modelingVandanaBR2 This document describes gate level modeling in Verilog. It discusses gate types like AND, OR, and NOT gates that can be used as primitives. It describes how to instantiate gates and provides examples of instantiating gates like NAND and AND gates. It also describes structural modeling of circuits like a 2-input multiplexer, full adder, D latch, and master-slave JK flip-flop using gate level primitives.
Verilog HDL
Verilog HDLMantra VLSI This document provides an introduction to Verilog HDL including:
- An overview of Verilog keywords, data types, abstraction levels, and design methodology.
- Details on the history of Verilog including its development over time and transitions to newer standards.
- Explanations of key Verilog concepts like modules, ports, instantiation, stimuli, and lexical conventions.
Modules are the basic building blocks, ports define module interfaces, and instantiation replicates modules. Stimuli provide test inputs and lexical conventions cover syntax rules.
Demultiplexer presentation
Demultiplexer presentationShaikat Saha This document discusses demultiplexers and is authored by group members Md. Shamsuzzaman, Shaikat Saha, Shibli Sadik, and Atif Rizwan. It defines a demultiplexer as a digital switch that takes a single input and routes it to multiple outputs based on select lines. The document describes 1-to-2, 1-to-4, and 1-to-8 line demultiplexers and includes their truth table. Diagrams of demultiplexer functions are also provided.
Lect 7: Verilog Behavioral model for Absolute Beginners
Lect 7: Verilog Behavioral model for Absolute BeginnersDr.YNM The document discusses Verilog behavioral modeling, which provides the highest level of abstraction for designing complex systems through procedural statements. It describes two main procedural blocks - the always block and initial block. The always block uses procedural assignments to continuously update variables, while the initial block executes stimulus code once at startup for simulation testing. Several procedural statements like if/else, case, and forever are also covered.
Switch level modeling
Switch level modelingDevi Pradeep Podugu This document discusses switch level modeling in Verilog. It describes different types of transistor switches that can be used as primitives in Verilog, including nmos, pmos, rnmos, rpmos, and cmos switches. It also covers bidirectional switches like tran, tranif1, and examples of how to use the switches to model basic logic gates and memory cells like a RAM cell. Time delays can be specified for switches. Switch level modeling allows designing circuits using transistors directly in Verilog.
decoder and encoder
decoder and encoderUnsa Shakir The document discusses encoders, decoders, multiplexers (MUX), and how they can be used to implement digital logic functions. It provides examples of using 4-to-1, 8-to-1 and 10-to-1 MUX to implement functions. It also gives examples of 4-to-2, 8-to-3 and 10-to-4 encoders. Decoder examples include a 2-to-4 and 3-to-8 binary decoder. The document explains how decoders can be used as logic building blocks to realize Boolean functions. It poses questions to be answered using terms like MUX, DEMUX, encoder, decoder.
Sequential circuits in Digital Electronics
Sequential circuits in Digital ElectronicsVinoth Loganathan The document explains about the concepts of sequential circuits in Digital electronics.
This will be helpful for the beginners in VLSI and electronics students.
Viewers also liked (20)
Verilog VHDL code Multiplexer and De Multiplexer
Verilog VHDL code Multiplexer and De Multiplexer Bharti Airtel Ltd. The document describes Experiment 3 which aims to implement multiplexers and demultiplexers using Verilog code and gate-level modeling. It includes the theory of multiplexers and demultiplexers, truth tables for 4:1 and 2:1 multiplexers, and Verilog code examples to simulate a 4:1 multiplexer, 2:1 demultiplexer, and 4:1 decoder along with their corresponding RTL simulations and output waveforms.
Experiment write-vhdl-code-for-realize-all-logic-gates
Experiment write-vhdl-code-for-realize-all-logic-gatesRicardo Castro The document describes an experiment to write VHDL code for basic logic gates. It includes the truth tables, logic diagrams, and VHDL code for AND, OR, NOT, NAND, NOR, and EXOR gates. Waveform diagrams are provided to simulate the behavior of each gate.
Dutch media landscape 2015 Q4 update by Starcom 
Dutch media landscape 2015 Q4 update by Starcom starcomNL The document provides an overview of key statistics and trends in the Dutch media landscape in Q4 2015. It finds that the Dutch population is aging and household income is rising after years of recession. TV claims the largest share of media spending, though online display advertising is growing rapidly through programmatic channels. Emerging trends include the rise of mobile, social media, and the internet of things.
Ea conference st albert feb 2014
Ea conference st albert feb 2014tobylscott The document provides an agenda and overview for a presentation on using iPads in inclusive classrooms. The presentation covers choosing appropriate apps, exploring apps through task challenges, and examples of iPads being used in different subject areas like science, social studies, language arts, and math. Specific apps that are highlighted include Sticky Notes, Book Creator, Notability, Popplet, Educreations, and Animoto. The goal is to make differences in learning ordinary and provide options that engage diverse students.
Aspire one series service guide
Aspire one series service guideSetyo Prasadja This document provides service information for the Acer Aspire one Series notebook, including disassembly and reassembly instructions. It contains 7 sections and covers removing and replacing external modules like the battery and keyboard, as well as internal components such as the LCD module, mainboard, hard drive, and other parts. Precautions are given to properly conduct disassembly and reassembly procedures.
CV Roy Basoeki
CV Roy Basoekitime4web This document provides a summary of Roy Basoeki's professional experience and qualifications. It outlines his experience working as a consultant for private sector clients from 2010-2002, in the government sector from 2001-1986, as a lecturer from 2004-1988, and his educational background. It highlights successes in management restructuring, operations streamlining, fraud investigation, asset tracing, and lecturing on topics related to international business and political economy. It also includes an example of a management consulting engagement where Basoeki's firm was able to identify weaknesses, enhance governance, and improve overall company performance through intelligence gathering and implementing reforms.
Hwswb
HwswbSaranya Ram The document provides an overview of basic hardware and software concepts, including:
1) It describes digital and analog devices, and gives examples of each. Digital devices use discrete data while analog operates on continuously varying data.
2) The main components of a computer are described as the central processing unit (CPU), memory, storage devices, input devices, and output devices. Examples of each type of device are provided.
3) Different types of computer platforms, operating systems, and issues of compatibility across platforms are discussed. Understanding which platform a computer uses is important for purchasing software.
Lulusan SMK PI class of 2014
Lulusan SMK PI class of 2014SMK Prakarya Internasional [SMK PI] Lulusan SMK Prakarya Internasional Class of 2014
Filtros de cabine
Filtros de cabinetuliovmg1 The document is a catalog listing various vehicle models and their corresponding air filter part numbers, quantities, original codes, and installation positions. It provides this information for many popular vehicle brands including Fiat, Ford, GM, Honda, Hyundai, Jeep, Land Rover, Mercedes Benz, and Volkswagen among others.
Creando Enlaces a Prueba de Penguin
Creando Enlaces a Prueba de PenguinIgnacio Santiago Pérez La presentación "Creando Enlaces a Prueba de Penguin", realizada por Aleyda Solis, trata sobre cómo los enlaces de baja calidad pueden hacer que pierdas tráfico orgánico además de muchos otros temas.
Zhuangzi
ZhuangziTon Ball Este documento presenta un capítulo del libro de Chuang Tzu que habla sobre un pez gigante llamado K'un y un pájaro enorme llamado P'eng. Describe cómo P'eng puede volar noventa mil li hacia el sur cargando enormes alas. Otras criaturas pequeñas como la cigarra y la paloma no pueden comprender cómo es posible este vuelo tan largo. Luego, hace una comparación entre seres con vidas cortas que tienen una comprensión limitada, y seres longevos como el ciempiés y la ro
C++ Chapter I
C++ Chapter ISorn Chanratha This chapter introduces C++ programming. It covers the structure of C++, variable declaration, different data types, input/output streams, comments, operators, and function manipulations. The chapter aims to help readers demonstrate C++ structure, use input/output streams, and understand basic C++ elements like comments, data types, operators, and functions.
Configure h base hadoop and hbase client
Configure h base hadoop and hbase clientShashwat Shriparv This document provides instructions for configuring Hadoop, HBase, and HBase client on a single node system. It includes steps for installing Java, adding a dedicated Hadoop user, configuring SSH, disabling IPv6, installing and configuring Hadoop, formatting HDFS, starting the Hadoop processes, running example MapReduce jobs to test the installation, and configuring HBase.
Rules around us
Rules around usОксана Димова Вебквест для учащихся 5 класса по теме "Правила вокруг нас" (учебник В.П.Кузовлева)
Monografia fic
Monografia ficromercen El documento describe los pasos para preparar una monografía, incluyendo elegir un tema, buscar información, transcribirla y clasificarla, redactar borradores, y editar el formato. Explica que existen dos tipos de monografía, bibliográfica y empírica, y señala posibles errores como carecer de una idea central, repeticiones o errores de sintaxis u ortografía.
Yg Ini 1
Yg Ini 1septiyan_123pradita Surat izin orang tua memberikan izin kepada anaknya untuk mengikuti pelantikan passus pada bulan Juni 2010, dengan pernyataan bahwa izin diberikan secara sukarela tanpa paksaan dan orang tua bersedia menerima konsekuensinya jika mengingkari pernyataan tersebut.
Chafer, 52 Bible Doctines: Man and sin part 2
Chafer, 52 Bible Doctines: Man and sin part 2Richard Chamberlain 1. The document discusses different approaches to understanding the concept of sin, from those who see it as not really a problem to those who see it as ignorance or suppression of individuality.
2. It then outlines the biblical doctrine of sin, including that sin is a lack of conformity to God's character, that humans have a sinful nature inherited from Adam, and that sin is imputed or reckoned to our account.
3. Key aspects of sin discussed are personal sin, the sinful nature of man, and the legal reality that we are still sinners in need of salvation through Jesus Christ.
Miquel Martí i Pol
Miquel Martí i PolQuim Civil Presentació de la vida, l'obra i la ruta literària de Roda de Ter sobre Miquel Martí i Pol.
Ad
More from Rakesh kumar jha (9)
matlab code of shifting and folding of two sequences
matlab code of shifting and folding of two sequencesRakesh kumar jha This MATLAB code allows a user to input values for p and q, define a sequence x(n) from -p to q, and then plot the original sequence x(n) and folded sequence -x(n) on separate subplots. The user is prompted to enter values for p, q, and the sequence x(n), then the code generates the two subplots showing x(n) and -x(n) to demonstrate folding about the y-axis.
MATLAB CODE OF Shifting sequence
MATLAB CODE OF Shifting sequenceRakesh kumar jha This MATLAB code demonstrates how to delay and advance a sequence x(n) by a unit k. It prompts the user to input values for p, q, the delay/advance k, and the sequence x(n). It then generates plots with the original x(n) on top and the delayed/advanced sequence ym on bottom, labeling each appropriately. The delay inserts zeros at the beginning of x(n) equal to k. The advance inserts zeros at the end of x(n) equal to k.
Matlab implementation of fast fourier transform
Matlab implementation of fast fourier transformRakesh kumar jha This document describes MATLAB code that implements the Fast Fourier Transform (FFT) on various signals. It generates 10 Hz and 20 Hz sinusoidal signals, adds and appends the signals, and applies the FFT to analyze the frequency components. Plots of the original and FFT-transformed signals are displayed to visualize the frequency content. The code demonstrates how the FFT can be used to analyze single and combined signals in MATLAB.
Verilog code for decoder
Verilog code for decoderRakesh kumar jha This document contains two Verilog code modules for a 3x8 decoder. The first module uses assign statements to decode the inputs a, b, and c into the 8-bit output z. The second module uses not, and gates to decode the inputs into the output in an alternative coding style. Both modules take in the 3-bit input and output the 8-bit decoded value.
VERILOG CODE FOR Adder
VERILOG CODE FOR AdderRakesh kumar jha The document contains Verilog code for half adders and full adders. It provides two implementations for each: a half adder is implemented using either XOR and AND gates, or XOR and AND modules; a full adder is implemented using XOR, AND and OR gates arranged in a specific way to calculate the sum and carry outputs, or using XOR, AND and OR modules and a wire to decompose the calculation into steps.
Reversible code converter
Reversible code converterRakesh kumar jha Researchers like Landauer and Bennett have shown that every bit of information lost will generate kTlog2 joules of
energy, whereas the energy dissipation would not occur, if computation is carried out in a reversible way. k is
Boltzmann’s constant and T is absolute temperature at which computation is performed. Thus reversible circuits will be
the most important one of the solutions of heat dissipation in Future circuit design. Reversible computing is motivated
by the Von Neumann Landauer (VNL) principle, a theorem of modern physics telling us that ordinary irreversible logic
operation which destructively overwrite previous outputs)in cur a fundamental physics) that performance on most
applications within realistic power constraints might still continue increasing indefinitely. Reversible logic is also a
core part of the quantum circuit model
Ujt
UjtRakesh kumar jha The unijunction transistor (UJT) is a three-terminal semiconductor device with a single PN junction. It exhibits a negative resistance characteristic, which makes it useful for oscillator circuits. The UJT consists of a lightly doped N-type silicon bar with a single P-type region forming the emitter junction. It has three terminals - base 1, base 2, and emitter. In its active mode, the UJT shows negative resistance, where increasing the emitter voltage initially causes the emitter current to decrease. This physical phenomenon is called conductivity modulation and is caused by injection of holes from the emitter into the base, decreasing the resistance between the emitter and base 1.
Pin diode
Pin diodeRakesh kumar jha PIN diode consists of heavily doped P and N regions separated by a wide intrinsic region. The wide intrinsic region makes the PIN diode suitable for attenuators, fast switches, photo detectors, and high voltage power electronics applications. PIN diode works as an ordinary PN junction diode up to 100 MHZ, above which it ceases rectification and behaves as a switch or variable resistor. In reverse bias it acts as a capacitor, while in forward bias it acts as a variable resistor whose value decreases with increasing voltage. PIN diodes are used in RF and dc controlled microwave switches, RF and variable attenuators, limiter circuits, photo detectors, and RF modulator circuits.
Schottky diode
Schottky diodeRakesh kumar jha This document discusses the Schottky diode, a semiconductor diode with a low forward voltage drop and very fast switching speeds. It forms a metal-semiconductor junction, using a metal like molybdenum or platinum in contact with an N-type semiconductor like silicon. This creates a Schottky barrier and results in fast switching without the charge storage and recovery time of a conventional PN junction diode. Key advantages are voltage drops as low as 0.15V, no reverse recovery time, and operation at frequencies from MHz to GHz. Applications include rectification, switching, and protection circuits.
Ad
Verilog coding of demux 8 x1
- 1. Verilog coding of DEMUX 1X8 using if else statement module demux(d, sel, z); input d; input [2:0] sel; output [7:0] z; reg [7:0] z; always @( d or sel) begin if( sel==3'b000) z[0]=d; else if( sel==3'b001) z[1]=d; else if( sel==3'b010) z[2]=d; else if( sel==3'b011) z[3]=d; else if( sel==3'b100) z[4]=d; else if( sel==3'b101) z[5]=d; else if( sel==3'b110) z[6]=d; else z[7]=d; end endmodule
- 2. Verilog coding of DEMUX 1X8 using case statement module demux(d, sel, z); input d; input [2:0] sel; output [7:0] z; reg [7:0] z; always @( d or sel) begin case(sel) 3'b000 : z[0] = d; 3'b001 : z[1] = d; 3'b010 : z[2] = d; 3'b011 : z[3] = d; 3'b100 : z[4] = d; 3'b101 : z[5] = d; 3'b110 : z[6] = d; 3'b111 : z[7] = d; endcase end endmodule